- 您现在的位置：买卖IC网 > PDF目录182851 > ML6510CQ80 (FAIRCHILD SEMICONDUCTOR CORP) PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC44 PDF资料下载
参数资料
| 型号： | ML6510CQ80 |
| 厂商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分类： | 时钟及定时 |
| 英文描述： | PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC44 |
| 封装： | PLASTIC, LCC-44 |
| 文件页数： | 11/17页 |
| 文件大小： | 232K |
| 代理商： | ML6510CQ80 |
ML6510
REV. 1.0.2 12/30/00
3
Pin Denition
Absolute Maximum Ratings
Pin Number
Name
Description
4, 30, 24
AGND[1–3]
Analog circuitry ground pins
3,31,25
AVCC[1–3]
Analog circuitry supply pins, separated from noisy digital supply pins to
provide isolation. All supplies are nominally +5V.
16,14,9,7,
44, 42, 37, 35
CLK[0–7]
Clock outputs
28
CLKINH
Input clock pins. For TTL clock reference use CLKINH pin
29
CLKINL
shorted to the CLKINL pin. For PECL clock reference drive pins differentially.
Input clock type is selected by the CS bit in the shift register.
17, 13, 10, 6,
1, 41, 38, 34
DGND[0–7]
Digital ground pins for CLK [0–7] output buffers. Each clock output buffer has
its own ground pin to avoid crosstalk and ground bounce problems.
15
DVCC01
Digital supply pin for CLK0 and CLK1 output buffers. Nominally +5V.
8
DVCC23
Digital supply pin for CLK2 and CLK3 output buffers. Nominally +5V.
43
DVCC45
Digital supply pin for CLK4 and CLK5 output buffers. Nominally +5V.
36
DVCC67
Digital supply pin for CLK6 and CLK7 output buffers. Nominally +5V.
18,12,11,5,
2, 40, 39, 33
FB[0–7]
Clock feedback inputs for the deskew buffers
23
LOCK
Indicates when the PLL and deskew buffers have locked. Asserted polarity is
high.
21
MCLK
Programming pin. See section on Programming the ML6510.
19
MDIN
Programming pin. See section on Programming the ML6510.
20
MDOUT
Programming pin. See section on Programming the ML6510.
27
RCLKH
part-to-part skew when building clock trees with other PACMan integrated
circuits.
26
RCLKL
Differential reference clock output used to minimize
22
RESET
Reset all internal circuits. Asserted polarity is low.
32
ROMMSB
MSB of the internal ROM address. Tie to GND if not used. See section on
Programming the ML6510.
Parameter
Min
Max
Units
VCC Supply Voltage Range
–0.3
6
V
Input Voltage Range
–0.3
VCC
V
Output Current
CLK[0–7]
70
mA
All other outputs
10
mA
Junction Temperature
150
°C
Storage Temperature
–65
150
°C
Thermal Resistance (
θJA)
54
°C/W
相关PDF资料 |
PDF描述 |
|---|---|
| ML7820A-FBE | 20 V FIXED POSITIVE REGULATOR, PSFM3 |
| ML7820FA-FBE | 20 V FIXED POSITIVE REGULATOR, PSFM3 |
| ML78L24A-FBL1 | 24 V FIXED POSITIVE REGULATOR, PBCY3 |
| ML9477 | DOT MAT LCD DRVR AND DSPL CTLR, PQFP48 |
| MLF1608K120K | 1 ELEMENT, 12 uH, FERRITE-CORE, GENERAL PURPOSE INDUCTOR, SMD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ML6510CQ-80 | 制造商:MICRO-LINEAR 制造商全称:MICRO-LINEAR 功能描述:Series Programmable Adaptive Clock Manager (PACMan⑩) |
| ML6516244 | 制造商:MICRO-LINEAR 制造商全称:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
| ML6516244CR | 制造商:MICRO-LINEAR 制造商全称:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
| ML6516244CT | 制造商:MICRO-LINEAR 制造商全称:MICRO-LINEAR 功能描述:16-Bit Buffer/Line Driver with 3-State Outputs |
| ML6518 | 制造商:MICRO-LINEAR 制造商全称:MICRO-LINEAR 功能描述:18 Line Hot-Insertable Active SCSI Terminator |
发布紧急采购，3分钟左右您将得到回复。