- 您现在的位置：买卖IC网 > PDF目录183322 > MPC180LMB (FREESCALE SEMICONDUCTOR INC) MICROPROCESSOR, PQFP100 PDF资料下载
参数资料
| 型号： | MPC180LMB |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | MICROPROCESSOR, PQFP100 |
| 封装： | LQFP-100 |
| 文件页数： | 9/28页 |
| 文件大小： | 356K |
| 代理商： | MPC180LMB |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
MOTOROLA
MPC180 Hardware Reference Manual
17
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
System Timing Analysis
Table 8 denes the terms used in the timing analysis.
7.1 Setup Time Margin and Maximum Propagation delays
The setup margin is dened as the difference between the clock period and the total setup time as shown
below:
tsetup_margin = tperiod - tsetup_total
(EQ 1)
The total setup time is the accumulation of the driver’s clock to output valid, the receiver’s input setup, the
clock skew and clock jitter and the offset between the processor and MPC180 clock:
tsetup_total = toa_source + tis_receiver + tclock_skew + tclock_offset
1
(EQ 2)
By substituting EQ2 into EQ1, the formula for calculating the setup margin becomes:
tsetup_margin = tperiod - toa_source - tis_receiver - tclock_skew - tclock_offset
1
(EQ 3)
NOTE
The value of the clock offset will be positive when the MPC180 is the
receiver and the offset will have a net subtractive effect. The value of the
clock offset will be negative when the host processor is the receiver and the
offset will have a net additive effect.
7.2 Hold Time Margin and Minimum Propagation Delays
The hold time margin can be dened as the driver’s output hold time, minus the receiver’s input hold, minus
the clock skew and clock jitter, plus the offset between the processor and MPC180 clock:
thold_margin = toh_source - tih_receiver - tclock_skew + tclock_offset
1
(EQ 4)
Table 8. Timing Analysis Terms
Term
Denition
tperiod
Clock period.
tis_receiver Input setup to the receiver. Time that an input must be valid before the rising edge of the clock;
specied by the receiver of the signal.
tih_receiver Input hold to the receiver. Time that an input must remain valid after the rising edge of the clock; specied by the receiver of
the signal.
toh_source Output hold from the source. Time from the rising edge of the clock until the output becomes invalid; specied by the source
of the output signal.
toa_source Maximum output access time from the source. Time from the rising edge of the clock until the last output becomes valid;
specied by the source of the output signal.
tclock_skew Clock skew (part to part and cycle to cycle)
tclock_offset An intentional offset between the MPC180 clock and the host processor clock. As a convention, the offset will be positive (+)
if the MPC180 clock arrives in time before the host processor clock and negative (-) if the MPC180 clock arrives in time after
the host processor clock.
相关PDF资料 |
PDF描述 |
|---|---|
| MPC866P | Hardware Specifications |
| MPC866T | Hardware Specifications |
| MPC870 | Hardware Specifications |
| MPC870ZT66 | Hardware Specifications |
| MPC870ZT80 | Hardware Specifications |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MPC180TD | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC180 Security Processor |
| MPC180TS | 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:MPC180 Security Processor |
| MPC1830ADTBEL | 制造商:Motorola Inc 功能描述: |
| MPC184VFB | 功能描述:微处理器 - MPU SECURITY COPROCESSOR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| MPC184VMB | 功能描述:微处理器 - MPU SECURITY CO-PRCSR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
发布紧急采购，3分钟左右您将得到回复。