参数资料
型号: MPC8313E-RDB
厂商: Freescale Semiconductor
文件页数: 51/99页
文件大小: 0K
描述: BOARD PROCESSOR
产品培训模块: MPC8313E PowerQUICC Processor
MPC8314/15 Product Overview
标准包装: 1
系列: PowerQUICC II™ PRO
类型: MCU
适用于相关产品: MPC8313E
所含物品: 参考设计板、软件和说明文档
相关产品: MPC8313VRAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA
MPC8313EZQAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA
MPC8313EVRAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA
MPC8313ECZQAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA
MPC8313ECVRAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA
MPC8313CZQAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA
MPC8313CVRAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA
MPC8313ZQAFF-ND - IC MPU POWERQUICC II PRO 516PBGA
MPC8313ZQADD-ND - IC MPU POWERQUICC II PRO 516PBGA
MPC8313VRAFF-ND - IC MPU POWERQUICC II PRO 516PBGA
更多...
MPC8313E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4
Freescale Semiconductor
55
This figure provides the AC test load for the I2C.
Figure 46. I2C AC Test Load
Data hold time:
CBUS compatible masters
I2C bus devices
tI2DXKL
02
0.93
s
Fall time of both SDA and SCL signals5
tI2CF
—300
ns
Setup time for STOP condition
tI2PVKH
0.6
s
Bus free time between a STOP and START condition
tI2KHDX
1.3
s
Noise margin at the LOW level for each connected device (including
hysteresis)
VNL
0.1
NV
DD
—V
Noise margin at the HIGH level for each connected device (including
hysteresis)
VNH
0.2
NV
DD
—V
Notes:
1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tI2DVKH symbolizes I
2C timing
(I2) with respect to the time data input signals (D) reach the valid state (V) relative to the tI2C clock reference (K) going to
the high (H) state or setup time. Also, tI2SXKL symbolizes I
2C timing (I2) for the time that the data with respect to the start
condition (S) went invalid (X) relative to the tI2C clock reference (K) going to the low (L) state or hold time. Also, tI2PVKH
symbolizes I2C timing (I2) for the time that the data with respect to the stop condition (P) reaching the valid state (V) relative
to the tI2C clock reference (K) going to the high (H) state or setup time. For rise and fall times, the latter convention is used
with the appropriate letter: R (rise) or F (fall).
2. The MPC8313E provides a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge
the undefined region of the falling edge of SCL.
3. The maximum tI2DVKH has only to be met if the device does not stretch the LOW period (tI2CL) of the SCL signal.
4. CB = capacitance of one bus line in pF.
5. The MPC8313E does not follow the I2C-BUS Specifications, Version 2.1, regarding the tI2CF AC parameter.
Table 49. I2C AC Electrical Specifications (continued)
All values refer to VIH (min) and VIL (max) levels (see Table 48).
Parameter
Symbol1
Min
Max
Unit
Output
Z0 = 50
NVDD/2
RL = 50
相关PDF资料
PDF描述
STD01W-J WIRE & CABLE MARKERS
STD09W-C WIRE & CABLE MARKERS
STD09W-T WIRE & CABLE MARKERS
MLK1005S18NJ INDUCTOR MULTILAYER 18NH 0402
STD02W-R WIRE & CABLE MARKERS
相关代理商/技术参数
参数描述
MPC8313E-RDBB 功能描述:开发板和工具包 - 其他处理器 CPU BOARD VER 2.1 RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压:
MPC8313E-RDBB 制造商:Freescale Semiconductor 功能描述:; LEADED PROCESS COMPATIBLE:YES; PEAK RE
MPC8313E-RDBC 功能描述:开发板和工具包 - 其他处理器 8313E CPU board Ver 2.2 RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压:
MPC8313EVRADD 制造商:Freescale Semiconductor 功能描述:MPC83XX RISC 32-BIT 90NM 333MHZ 1V/1.8V/2.5V/3.3V 516-PIN TE - Trays
MPC8313EVRADDB 功能描述:微处理器 - MPU PBGA W/ ENCR RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324