- 您现在的位置：买卖IC网 > PDF目录19294 > MSC8103VT1100F (Freescale Semiconductor)IC DSP 16BIT 275MHZ 332-FCPBGA PDF资料下载
参数资料
| 型号： | MSC8103VT1100F |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 22/104页 |
| 文件大小： | 0K |
| 描述： | IC DSP 16BIT 275MHZ 332-FCPBGA |
| 标准包装： | 90 |
| 系列： | StarCore |
| 类型： | SC140 内核 |
| 接口： | 通信处理器模块（CPM） |
| 时钟速率： | 275MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 512kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.60V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 332-BFBGA，FCPBGA |
| 供应商设备封装： | 332-FCBGA（17x17） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
MSC8103 Network Digital Signal Processor, Rev. 12
1-20
Freescale Semiconductor
Signals/Connections
PA12
FCC1: RXD2
UTOPIA
SDMA: MSNUM3
Input
Output
FCC1: UTOPIA Receive Data Bit 2
The MSC8103 inputs ATM cell octets (UTOPIA interface data) on
RXD[0–7]. This is bit 2 of the receive data. RXD7 is the most significant
bit. A cell is 53 bytes. To support Multi-PHY configurations, RXD[0–7] is
tri-stated, enabled only when RXENB is asserted.
Module Serial Number Bit 3
The MSNUM has 6 bits that identify devices using the serial DMA
(SDMA) modules. MSNUM[0–4] is the sub-block code of the current
peripheral controller using SDMA. MSNUM5 indicates the section,
transmit (0) or receive (1), that is active during the transfer. The
information is recorded in the SDMA transfer error registers.
PA11
FCC1: RXD1
UTOPIA
SDMA: MSNUM4
Input
Output
FCC1: UTOPIA RX Receive Data Bit 1
The MSC8103 inputs ATM cell octets (UTOPIA interface data) on
RXD[0–7]. This is bit 1 of the receive data. RXD7 is the most significant
bit. A cell is 53 bytes. To support Multi-PHY configurations, RXD[0–7] is
tri-stated, enabled only when RXENB is asserted.
Module Serial Number Bit 4
The MSNUM has 6 bits that identify devices using the serial DMA
(SDMA) modules. MSNUM[0–4] is the sub-block code of the current
peripheral controller using SDMA. MSNUM5 indicates the section,
transmit (0) or receive (1), that is active during the transfer. The
information is recorded in the SDMA transfer error registers.
PA10
FCC1: RXD0
UTOPIA
SDMA: MSNUM5
Input
Output
FCC1: UTOPIA RX Receive Data Bit 0
The MSC8103 inputs ATM cell octets (UTOPIA interface data) on
RXD[0–7]. RXD0 is the least significant bit of the receive data. A cell is
53 bytes. To support Multi-PHY configurations, RXD[0–7] is tri-stated,
enabled only when RXENB is asserted.
Module Serial Number Bit 5
The MSNUM has 6 bits that identify devices using the serial DMA
(SDMA) modules. MSNUM[0–4] is the sub-block code of the current
peripheral controller using SDMA. MSNUM5 indicates the section,
transmit (0) or receive (1), that is active during the transfer. The
information is recorded in the SDMA transfer error registers.
PA9
SMC2: SMTXD
SI1 TDMA1: L1TXD0
TDM nibble
Output
SMC2: Serial Management Transmit Data
The SMC interface consists of SMTXD, SMRXD, SMSYN, and a clock.
Not all signals are used for all applications. SMCs are full-duplex ports
that supports three protocols or modes: UART, transparent, or general-
circuit interface (GCI). See also PC15.
Time-Division Multiplexing A1: Layer 1 Transmit Data Bit 0
L1TXD0 is the least significant bit of the TDM nibble data.
PA8
SMC2: SMRXD
SI1 TDMA1: L1RXD0
TDM nibble
SI1 TDMA1: L1RXD
TDM serial
Input
SMC2: Serial Management Receive Data
The SMC interface consists of SMTXD, SMRXD, SMSYN, and a clock.
Not all signals are used for all applications. SMCs are full-duplex ports
that supports three protocols or modes: UART, transparent, or general-
circuit interface (GCI).
Time-Division Multiplexing A1: Layer 1 Nibble Receive Data Bit 0
L1RXD0 is the least significant bit received in nibble mode.
Time-Division Multiplexing A1: Layer 1 Serial Receive Data
TDMA1 receives serial data from L1RXD.
Table 1-7.
Port A Signals (Continued)
Name
Dedicated
I/O Data
Direction
Description
General-
Purpose I/O
Peripheral Controller:
Dedicated Signal
Protocol
相关PDF资料 |
PDF描述 |
|---|---|
| RBB10DHRD | CONN CARD EXTEND 20POS .050" |
| VE-253-CW-F1 | CONVERTER MOD DC/DC 24V 100W |
| EEC18DRXS | CONN EDGECARD 36POS DIP .100 SLD |
| VE-25N-CW-F1 | CONVERTER MOD DC/DC 18.5V 100W |
| EMM44DSXS | CONN EDGECARD 88POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSC8103VT1200F | 功能描述:IC DSP 16BIT 300MHZ 332-FCPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| MSC81058 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC81090 | 制造商:ASI 制造商全称:ASI 功能描述:NPN SILICON RF POWER TRANSISTOR |
| MSC81111 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC81118 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
发布紧急采购，3分钟左右您将得到回复。