- 您现在的位置：买卖IC网 > PDF目录19294 > MSC8103VT1100F (Freescale Semiconductor)IC DSP 16BIT 275MHZ 332-FCPBGA PDF资料下载
参数资料
| 型号： | MSC8103VT1100F |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 51/104页 |
| 文件大小： | 0K |
| 描述： | IC DSP 16BIT 275MHZ 332-FCPBGA |
| 标准包装： | 90 |
| 系列： | StarCore |
| 类型： | SC140 内核 |
| 接口： | 通信处理器模块（CPM） |
| 时钟速率： | 275MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 512kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.60V |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 332-BFBGA，FCPBGA |
| 供应商设备封装： | 332-FCBGA（17x17） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页当前第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页
MSC8103 Network Digital Signal Processor, Rev. 12
2-10
Freescale Semiconductor
Physical and Electrical Specifications
2.6.4.1 Reset Operation
The reset control logic determines the cause of a reset, synchronizes it if necessary, and resets the appropriate logic
modules. The memory controller, system protection logic, interrupt controller, and parallel I/O pins are initialized
only on hard reset. Soft reset initializes the internal logic while maintaining the system configuration. The
MSC8103 has three mechanisms for reset configuration: host reset configuration, hardware reset configuration,
and reduced reset configuration.
2.6.4.2 Power-On Reset Flow
Asserting the PORESET external pin initiates the power-on reset flow. PORESET should be asserted externally for at
least 16 input clock cycles after external power to the MSC8103 reaches at least 2/3 VCC. As Table 2-13 shows, the
MSC8103 has five configuration pins, four of which are multiplexed with the SC140 EONCE Event (EE[0–1],
EE[4–5]
) pins and the fifth of which is the RSTCONF pin. These pins are sampled at the rising edge of PORESET. In
addition to these configuration pins, three (MODCK[1–3]) pins are sampled by the MSC8103. The signals on these
pins and the MODCK_H value in the Hard Reset Configuration Word determine the PLL locking mode, by
defining the ratio between the DSP clock, the bus clocks, and the CPM clock frequencies.
Table 2-13.
External Configuration Signals
Pin
Description
Settings
RSTCONF
Reset Configuration
Input line sampled by the MSC8103 at the rising edge of
PORESET.
0
Reset Configuration Master.
1
Reset Configuration Slave.
DBREQ/ EE0
EONCE Event Bit 0
Input line sampled after SC140 core PLL locks. Holding EE0
high when PORESET is deasserted puts the SC140 into
Debug mode.
0
SC140 starts the normal processing
mode after reset.
1
SC140 enters Debug mode immediately
after reset.
HPE/EE1
Host Port Enable
Input line sampled at the rising edge of PORESET. If
asserted, the Host port is enabled, the system data bus is
32-bit wide, and the Host must program the reset
configuration word.
0
Host port disabled (hardware reset
configuration enabled).
1
Host port enabled.
BTM[0–1]/
EE[4–5]
Boot Mode
Input lines sampled at the rising edge of PORESET, which
determine the MSC8103 Boot mode.
00
MSC8103 boots from external memory.
01
MSC8103 boots from HDI16.
10
Reserved.
11
Reserved.
Table 2-14.
Reset Timing
No.
Characteristics
Expression
Min
Max
Unit
1
Required external PORESET duration minimum
CLKIN = 18 MHz
CLKIN = 75 MHz
16
/ CLKIN
888.8
213.3
—
ns
2
Delay from deassertion of external PORESET to deassertion of
internal PORESET
CLKIN = 18 MHz
CLKIN = 75 MHz
1024
/ CLKIN
56.89
13.65
μs
3
Delay from deassertion of internal PORESET to SPLL lock
SPLLMFCLK = 18 MHz
SPLLMFCLK = 25 MHz
800
/ SPLLMFCLK
44.4
32.0
μs
相关PDF资料 |
PDF描述 |
|---|---|
| RBB10DHRD | CONN CARD EXTEND 20POS .050" |
| VE-253-CW-F1 | CONVERTER MOD DC/DC 24V 100W |
| EEC18DRXS | CONN EDGECARD 36POS DIP .100 SLD |
| VE-25N-CW-F1 | CONVERTER MOD DC/DC 18.5V 100W |
| EMM44DSXS | CONN EDGECARD 88POS DIP .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSC8103VT1200F | 功能描述:IC DSP 16BIT 300MHZ 332-FCPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| MSC81058 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC81090 | 制造商:ASI 制造商全称:ASI 功能描述:NPN SILICON RF POWER TRANSISTOR |
| MSC81111 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
| MSC81118 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS |
发布紧急采购，3分钟左右您将得到回复。