参数资料
型号: MSC8103VT1100F
厂商: Freescale Semiconductor
文件页数: 54/104页
文件大小: 0K
描述: IC DSP 16BIT 275MHZ 332-FCPBGA
标准包装: 90
系列: StarCore
类型: SC140 内核
接口: 通信处理器模块(CPM)
时钟速率: 275MHz
非易失内存: 外部
芯片上RAM: 512kB
电压 - 输入/输出: 3.30V
电压 - 核心: 1.60V
工作温度: -40°C ~ 105°C
安装类型: 表面贴装
封装/外壳: 332-BFBGA,FCPBGA
供应商设备封装: 332-FCBGA(17x17)
包装: 托盘
AC Timings
MSC8103 Network Digital Signal Processor, Rev. 12
Freescale Semiconductor
2-13
2.6.4.4 Hardware Reset Configuration
Hardware reset configuration is enabled if HPE is sampled low at the rising edge of PORESET. The value driven on
RSTCONF
while PORESET changes from assertion to deassertion determines the MSC8103 configuration. If
RSTCONF
is deasserted (driven high) while PORESET changes, the MSC8103 acts as a configuration slave. If
RSTCONF
is asserted (driven low) while PORESET changes, the MSC8103 acts as a configuration master. Section
2.6.4.4, Hardware Reset Configuration, explains the configuration sequence and the terms “configuration master”
and “configuration slave.”
Directly after the deassertion of PORESET and choice of the reset operation mode as configuration master or
configuration slave, the MSC8103 starts the configuration process. The MSC8103 asserts HRESET and SRESET
throughout the power-on reset process, including configuration. Configuration takes 1024 CLOCKIN cycles, after
which MODCK[1–3] are sampled to determine the MSC8103’s working mode.
Next, the MSC8103 halts until the SPLL locks. The SPLL locks according to MODCK[1–3], which are sampled, and
to MODCK_H taken from the Reset Configuration Word. SPLL locking time is 800 reference clocks, which is the
clock at the output of the SPLL Pre-divider. After the SPLL is locked, all the clocks to the MSC8103 are enabled.
If the DLLDIS bit in the reset configuration word is reset, the DLL starts the locking process after the SPLL is
locked. During PLL and DLL locking, HRESET and SRESET are asserted. HRESET remains asserted for another 512
BUS clocks and is then released. The SRESET is released three bus clocks later. If the DLLDIS bit in the reset
configuration word is set, the DLL is bypassed and there is no locking process, thus saving the DLL locking time.
Figure 2-8 shows the power-on reset flow.
Figure 2-8.
Hardware Reset Configuration Timing
PORESET
Internal
HRESET
Input
SRESET
RSTCONF is sampled for
master/slave determination
MODCK[1–3] are sampled.
MODCK_H bits are ready
for PLL.
HRESET/SRESET are
extended for 512/515 bus
clocks, respectively, from PLL
and DLL Lock time.
In reset configuration mode:
reset configuration sequence
occurs in this period.
PLL locks after
800 SPLLMFCLKs. DLL
locks 3073 bus clocks after
PLL is locked.
When DLL is disabled, reset
period is shortened by 3073
bus clocks.
Output (I/O)
1
asserted for
min 16
CLKIN.
2
3
4
PLL locked
DLL locked
5
6
相关PDF资料
PDF描述
RBB10DHRD CONN CARD EXTEND 20POS .050"
VE-253-CW-F1 CONVERTER MOD DC/DC 24V 100W
EEC18DRXS CONN EDGECARD 36POS DIP .100 SLD
VE-25N-CW-F1 CONVERTER MOD DC/DC 18.5V 100W
EMM44DSXS CONN EDGECARD 88POS DIP .156 SLD
相关代理商/技术参数
参数描述
MSC8103VT1200F 功能描述:IC DSP 16BIT 300MHZ 332-FCPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
MSC81058 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC81090 制造商:ASI 制造商全称:ASI 功能描述:NPN SILICON RF POWER TRANSISTOR
MSC81111 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC81118 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS