- 您现在的位置：买卖IC网 > Datasheet目录344 > MSC8144ADS (Freescale Semiconductor)ADS FOR MSC8144 DEVICE Datasheet资料下载
参数资料
| 型号： | MSC8144ADS |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 40/80页 |
| 文件大小： | 0K |
| 描述： | ADS FOR MSC8144 DEVICE |
| 标准包装： | 1 |
| 类型： | DSP |
| 适用于相关产品： | MSC8144 |
| 所含物品： | AMC 卡、电源、缆线、USB TAP、硬件和说明文档 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页当前第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Electrical Characteristics
2.6.4.2
DDR SDRAM Output AC Timing Specifications
Table 23 provides the output AC timing specifications for the DDR SDRAM interface.
Table 23. DDR SDRAM Output AC Timing Specifications
Parameter
Symbol 1
Min
Max
Unit
MCK[n] cycle time, (MCK[n]/MCK[n]
crossing) 2
t MCK
5
10
ns
ADDR/CMD output setup with respect to MCK 3
t DDKHAS
? 400 MHz
? 333 MHz
? 266 MHz
? 200 MHz
ADDR/CMD output hold with respect to MCK 3
? 400 MHz
? 333 MHz
? 266 MHz
? 200 MHz
MCSn output setup with respect to MCK 3
? 400 MHz
? 333 MHz
? 266 MHz
? 200 MHz
MCSn output hold with respect to MCK 3
? 400 MHz
? 333 MHz
? 266 MHz
? 200 MHz
t DDKHAX
t DDKHCS
t DDKHCX
1.95
2.40
3.15
4.20
1.85
2.40
3.15
4.20
1.95
2.40
3.15
4.20
1.95
2.40
3.15
4.20
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
MCK to MDQS Skew 4
t DDKHMH
–0.6
0.6
ns
MDQ/MECC/MDM output setup with respect to MDQS 5
t DDKHDS,
? 400 MHz
? 333 MHz
? 266 MHz
? 200 MHz
t DDKLDS
700
900
1100
1200
—
—
—
—
ps
ps
ps
ps
MDQ/MECC/MDM output hold with respect to MDQS 5
t DDKHDX,
? 400 MHz
? 333 MHz
? 266 MHz
? 200 MHz
MDQS preamble start 6
MDQS epilogue end 6
t DDKLDX
t DDKHMP
t DDKHME
700
900
1100
1200
–0.5 × t MCK – 0.6
–0.6
—
—
—
—
–0.5 × t MCK +0.6
0.6
ps
ps
ps
ps
ns
ns
Notes:
40
1.
2.
3.
4.
5.
6.
7.
The symbols used for timing specifications follow the pattern of t (first two letters of functional block)(signal)(state) (reference)(state) for
inputs and t (first two letters of functional block)(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing
(DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example,
t DDKHAS symbolizes DDR timing (DD) for the time t MCK memory clock reference (K) goes from the high (H) state until outputs
(A) are setup (S) or output valid time. Also, t DDKLDX symbolizes DDR timing (DD) for the time t MCK memory clock reference
(K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
All MCK/MCK referenced measurements are made from the crossing of the two signals ± 0.1 V.
ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ/MECC/MDM/MDQS. For the
ADDR/CMD setup and hold specifications, it is assumed that the Clock Control register is set to adjust the memory clocks by
1/2 applied cycle.
Note that t DDKHMH follows the symbol conventions described in note 1. For example, t DDKHMH describes the DDR timing (DD)
from the rising edge of the MCK(n) clock (KH) until the MDQS signal is valid (MH). t DDKHMH can be modified through control
of the DQSS override bits in the TIMING_CFG_2 register. This will typically be set to the same delay as the clock adjust in the
CLK_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same
adjustment value. See the MSC8144 Reference Manual for a description and understanding of the timing modifications
enabled by use of these bits.
Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data (MDQ), ECC
(MECC), or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
All outputs are referenced to the rising edge of MCK(n) at the pins of the microprocessor. Note that t DDKHMP follows the
symbol conventions described in note 1.
At recommended operating conditions with V DDDDR (1.8 V or 2.5 V) ± 5%.
MSC8144 Quad Core Digital Signal Processor Data Sheet, Rev. 16
Freescale Semiconductor
相关PDF资料 |
PDF描述 |
|---|---|
| MSC8156EVM | EVAL MODULE FOR MSC8156 LC |
| MSL1060AW | IC LED DRIVER 6 STRING |
| MSL1061AV | IC LED DRIVER 6 STRING |
| MSL2041GU | IC LED DRIVER 4 STRING |
| MSL2100BR | IC LED DRIVER 8 STRING |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSC8144AMC-SA | 制造商:Freescale Semiconductor 功能描述:BOARD AMC SGL WIDTH MSC8144 DSP |
| MSC8144E | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core Digital Signal Processor |
| MSC8144EC | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core Digital Signal Processor |
| MSC8144ESVT1000B | 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA BOX - Trays 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA |
| MSC8144ESVT800A | 制造商:Freescale Semiconductor 功能描述:DSP 32BIT 800MHZ 800MIPS 783FCBGA - Trays |
发布紧急采购，3分钟左右您将得到回复。