- 您现在的位置：买卖IC网 > Datasheet目录344 > MSC8144ADS (Freescale Semiconductor)ADS FOR MSC8144 DEVICE Datasheet资料下载
参数资料
| 型号： | MSC8144ADS |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 61/80页 |
| 文件大小： | 0K |
| 描述： | ADS FOR MSC8144 DEVICE |
| 标准包装： | 1 |
| 类型： | DSP |
| 适用于相关产品： | MSC8144 |
| 所含物品： | AMC 卡、电源、缆线、USB TAP、硬件和说明文档 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页当前第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
2.6.12
SPI Timing
Table 48 lists the SPI input and output AC timing specifications.
Table 48. SPI AC Timing Specifications 1
Characteristic
Symbol 2
Min
Max
Unit
SPI outputs valid—Master mode (internal clock) delay
SPI outputs hold—Master mode (internal clock) delay
SPI outputs valid—Slave mode (external clock) delay
SPI outputs hold—Slave mode (external clock) delay
SPI inputs—Master mode (internal clock input) setup time
SPI inputs—Master mode (internal clock) input hold time
SPI inputs—Slave mode (external clock) input setup time
SPI inputs—Slave mode (external clock) input hold time
t NIKHOV
t NIKHOX
t NEKHOV
t NEKHOX
t NIIVKH
t NIIXKH
t NEIVKH
t NEIXKH
0.5
2
4
0
4
2
6
8
ns
ns
ns
ns
ns
ns
ns
ns
Notes:
1.
2.
Output specifications are measured from the 50 percent level of the rising edge of CLKIN to the 50 percent level of the signal.
Timings are measured at the pin.
The symbols for timing specifications follow the pattern of t (first two letters of functional block)(signal)(state) (reference)(state) for inputs and
t (first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t NIKHOX symbolizes the internal timing (NI) for
the time SPICLK clock reference (K) goes to the high state (H) until outputs (O) are invalid (X).
Output
Z 0 = 50 Ω
R L = 50 Ω
OV DD /2
Figure 34. SPI AC Test Load
Figure 35 and Figure 36 represent the AC timings from Table 48 . Note that although the specifications generally reference the
rising edge of the clock, these AC timing diagrams also apply when the falling edge is the active edge.
SPICLK (Input)
Input Signals:
SPIMOSI
t NEIVKH
t NEIXKH
(See Note)
Output Signals:
t NIKHOX
t NIKHOV
SPIMISO
(See Note)
Note: The clock edge is selectable on SPI.
Figure 35. SPI AC Timing in Slave Mode (External Clock)
MSC8144 Quad Core Digital Signal Processor Data Sheet, Rev. 16
Freescale Semiconductor
61
相关PDF资料 |
PDF描述 |
|---|---|
| MSC8156EVM | EVAL MODULE FOR MSC8156 LC |
| MSL1060AW | IC LED DRIVER 6 STRING |
| MSL1061AV | IC LED DRIVER 6 STRING |
| MSL2041GU | IC LED DRIVER 4 STRING |
| MSL2100BR | IC LED DRIVER 8 STRING |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSC8144AMC-SA | 制造商:Freescale Semiconductor 功能描述:BOARD AMC SGL WIDTH MSC8144 DSP |
| MSC8144E | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core Digital Signal Processor |
| MSC8144EC | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Quad Core Digital Signal Processor |
| MSC8144ESVT1000B | 制造商:Freescale Semiconductor 功能描述:DSP 32-BIT 1GHZ 1000MIPS 783-PIN FCBGA BOX - Trays 制造商:Freescale Semiconductor 功能描述:ENCRYPTION PACSUN R2.1 783FCPBGA |
| MSC8144ESVT800A | 制造商:Freescale Semiconductor 功能描述:DSP 32BIT 800MHZ 800MIPS 783FCBGA - Trays |
发布紧急采购，3分钟左右您将得到回复。