- 您现在的位置：买卖IC网 > PDF目录189004 > NAND512W3A2SN6E 64M X 8 FLASH 3V PROM, PDSO48 PDF资料下载
参数资料
| 型号： | NAND512W3A2SN6E |
| 元件分类： | PROM |
| 英文描述： | 64M X 8 FLASH 3V PROM, PDSO48 |
| 封装： | 12 X 20 MM, ROHS COMPLIANT, PLASTIC, TSOP-48 |
| 文件页数： | 16/51页 |
| 文件大小： | 1009K |
| 代理商： | NAND512W3A2SN6E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
Numonyx SLC SP 70 nm
Device operations
210403 - Rev 3
6.3
Page program
The page program operation is the standard operation to program data to the memory array.
The main area of the memory array is programmed by page, however partial page
programming is allowed where any number of Bytes (1 to 528) or Words (1 to 264) can be
programmed.
The maximum number of consecutive partial page program operations allowed in the same
page is three. After exceeding this a Block Erase command must be issued before any
further program operations can take place in that page.
Before starting a page program operation a pointer operation can be performed to point to
the area to be programmed. Refer to the Section 6.1: Pointer operations and Figure 7 for
details.
Each page program operation consists of five steps (see Figure 12):
1.
One bus cycle is required to setup the Page Program command
2.
Four bus cycles are then required to input the program address (refer to Table 7 and
3.
The data is then input (up to 528 Bytes/264 Words) and loaded into the page buffer
4.
One bus cycle is required to issue the confirm command to start the P/E/R controller
5.
The P/E/R controller then programs the data into the array.
Once the program operation has started the status register can be read using the Read
Status Register command. During program operations the status register only flags errors
for bits set to '1' that have not been successfully programmed to '0'.
During the program operation, only the Read Status Register and Reset commands are
accepted, all other commands are ignored.
Once the program operation has completed the P/E/R controller bit SR6 is set to ‘1’ and the
Ready/Busy signal goes High.
The device remains in read status register mode until another valid command is written to
the command interface.
Figure 12.
Page program operation
1.
Before starting a page program operation a pointer operation can be performed. Refer to Section 6.1: Pointer operations for
details.
I/O
RB
Address Inputs
SR0
ai07566
Data Input
10h
70h
80h
Page Program
Setup Code
Confirm
Code
Read Status Register
Busy
tBLBH2
(Program Busy time)
相关PDF资料 |
PDF描述 |
|---|---|
| NAND99R3M2AZBB5E | SPECIALTY MEMORY CIRCUIT, PBGA107 |
| NAND99W3M1AZBC5F | SPECIALTY MEMORY CIRCUIT, PBGA137 |
| NANDB9R4N2BZBA5F | SPECIALTY MEMORY CIRCUIT, PBGA149 |
| NANDBAR4N1BZBC5F | SPECIALTY MEMORY CIRCUIT, PBGA137 |
| NANDB9R4N2CZBA5E | SPECIALTY MEMORY CIRCUIT, PBGA149 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NAND512W3A2SN6F | 制造商:Micron Technology Inc 功能描述:512MB NAND FLASH 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel |
| NAND512W3A2SZA6E | 制造商:Micron Technology Inc 功能描述:SLC NAND Flash Parallel 3V/3.3V 512Mbit 64M x 8bit 12us 63-Pin VFBGA Tray 制造商:Micron Technology Inc 功能描述:NAND - Trays 制造商:Micron Technology Inc 功能描述:MICNAND512W3A2SZA6E 512MB NAND FLASH 制造商:Micron Technology 功能描述:SLC NAND Flash Parallel 3V/3.3V 512Mbit 64M x 8bit 12us 63-Pin VFBGA Tray |
| NAND512W3A2SZA6F | 制造商:Micron Technology Inc 功能描述:SLC NAND Flash Parallel 3V/3.3V 512Mbit 64M x 8bit 12us 63-Pin VFBGA T/R 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel 制造商:Micron Technology 功能描述:SLC NAND Flash Parallel 3V/3.3V 512Mbit 64M x 8bit 12us 63-Pin VFBGA T/R |
| NAND512W4A0AN6E | 功能描述:闪存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
| NAND512W4A0AZA6E | 制造商:Micron Technology Inc 功能描述:FLASH PARALLEL 3V/3.3V 512MBIT 32MX16 12US 63VFBGA - Trays |
发布紧急采购，3分钟左右您将得到回复。