- 您现在的位置：买卖IC网 > PDF目录189004 > NAND512W3A2SN6E 64M X 8 FLASH 3V PROM, PDSO48 PDF资料下载
参数资料
| 型号： | NAND512W3A2SN6E |
| 元件分类： | PROM |
| 英文描述： | 64M X 8 FLASH 3V PROM, PDSO48 |
| 封装： | 12 X 20 MM, ROHS COMPLIANT, PLASTIC, TSOP-48 |
| 文件页数： | 24/51页 |
| 文件大小： | 1009K |
| 代理商： | NAND512W3A2SN6E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页
Software algorithms
Numonyx SLC SP 70 nm
210403 - Rev 3
7.3
Garbage collection
When a data page needs to be modified, it is faster to write to the first available page, and
the previous page is marked as invalid. After several updates it is necessary to remove
invalid pages to free some memory space.
To free this memory space and allow further program operations it is recommended to
implement a garbage collection algorithm. In a garbage collection software the valid pages
are copied into a free area and the block containing the invalid pages is erased (see
Figure 16.
Garbage collection
7.4
Wear-leveling algorithm
For write-intensive applications, it is recommended to implement a wear-leveling algorithm
to monitor and spread the number of write cycles per block.
In memories that do not use a wear-leveling algorithm not all blocks get used at the same
rate.
The wear-leveling algorithm ensures that equal use is made of all the available write cycles
for each block. There are two wear-leveling levels:
l
First level wear-leveling, new data is programmed to the free blocks that have had the
fewest write cycles
l
Second level wear-leveling, long-lived data is copied to another block so that the
original block can be used for more frequently-changed data.
The second level wear-leveling is triggered when the difference between the maximum and
the minimum number of write cycles per block reaches a specific threshold.
7.5
Error correction code
Users must implement an error correction code (ECC) to identify and correct errors in the
data stored in the NAND Flash memories.
The ECC implemented must be able to correct 1 bit every 512 Bytes. Sensible data stored
in the spare area must be covered by ECC as well.
Valid
page
Invalid
page
Free
page
(erased)
Old area
AI07599B
New area (after GC)
相关PDF资料 |
PDF描述 |
|---|---|
| NAND99R3M2AZBB5E | SPECIALTY MEMORY CIRCUIT, PBGA107 |
| NAND99W3M1AZBC5F | SPECIALTY MEMORY CIRCUIT, PBGA137 |
| NANDB9R4N2BZBA5F | SPECIALTY MEMORY CIRCUIT, PBGA149 |
| NANDBAR4N1BZBC5F | SPECIALTY MEMORY CIRCUIT, PBGA137 |
| NANDB9R4N2CZBA5E | SPECIALTY MEMORY CIRCUIT, PBGA149 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NAND512W3A2SN6F | 制造商:Micron Technology Inc 功能描述:512MB NAND FLASH 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel |
| NAND512W3A2SZA6E | 制造商:Micron Technology Inc 功能描述:SLC NAND Flash Parallel 3V/3.3V 512Mbit 64M x 8bit 12us 63-Pin VFBGA Tray 制造商:Micron Technology Inc 功能描述:NAND - Trays 制造商:Micron Technology Inc 功能描述:MICNAND512W3A2SZA6E 512MB NAND FLASH 制造商:Micron Technology 功能描述:SLC NAND Flash Parallel 3V/3.3V 512Mbit 64M x 8bit 12us 63-Pin VFBGA Tray |
| NAND512W3A2SZA6F | 制造商:Micron Technology Inc 功能描述:SLC NAND Flash Parallel 3V/3.3V 512Mbit 64M x 8bit 12us 63-Pin VFBGA T/R 制造商:Micron Technology Inc 功能描述:NAND - Tape and Reel 制造商:Micron Technology 功能描述:SLC NAND Flash Parallel 3V/3.3V 512Mbit 64M x 8bit 12us 63-Pin VFBGA T/R |
| NAND512W4A0AN6E | 功能描述:闪存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
| NAND512W4A0AZA6E | 制造商:Micron Technology Inc 功能描述:FLASH PARALLEL 3V/3.3V 512MBIT 32MX16 12US 63VFBGA - Trays |
发布紧急采购，3分钟左右您将得到回复。