收藏本站
参数资料
型号： PH28F640L18T85
厂商： INTEL CORP
元件分类： PROM
英文描述： StrataFlash Wireless Memory
中文描述： 4M X 16 FLASH 1.8V PROM, 85 ns, PBGA56
封装： 0.75 MM PITCH, LEAD FREE, VFBGA-56
文件页数： 88/106页
文件大小： 1272K
代理商： PH28F640L18T85
Intel StrataFlash Wireless Memory (L18)
April 2005
88
Intel StrataFlash Wireless Memory (L18)
Order Number: 251902, Revision: 009
Datasheet
Figure 42.
Buffered EFP Flowchart
Write Data @ 1
ST
Word Address
Last
Data
Write 0xFFFF,
Address Not within
Current Block
Program
Done
Read Status Reg.
Y
No (SR[7]=0)
Full Status Check
Procedure
Program
Complete
Read Status Reg.
BEFP
Exited
Yes (SR[7]=1)
Start
Write 0x80 @
1
ST
Word Address
V
applied,
Block unlocked
Write 0xD0 @
1
ST
WordAddress
BEFP Setup
Done
Read Status Reg.
Exit
N
Program & Verify Phase
Exit Phase
Setup Phase
BUFFERED ENHANCED FACTORY PROGRAMMING (Buffered-EFP) PROCEDURE
X = 32
Initialize Count:
X = 0
Increment Count:
X = X+1
Y
NOTES:
1. First-word address to be programmed within the target blockmust be aligned on a write-buffer boundary.
2. Write-buffer contents are programmed sequentially to the flash array starting at the first word address;
WSM internally increments addressing.
N
Check V
, Lock
Errors (SR[3,1])
Yes (SR[7]=0)
Comments
Bus
State
Operation
BEFP setup delay
DReady
Read Status Reg.
No (SR[0]=1)
Repeat for subsequent blocks;
After BEFP exit, a full Status Register check can
determine if any program error occurred;
See full Status Register check procedure in the
Word Program flowchart.
Write 0xFF to enter Read Array state.
Check SR[7]:
0 = Exit Not Completed
1 = Exit Completed
CStatus
Read
Status
Data = Status Reg. Data
BEFP Exit
Standby
If SR[7] is set, check:
SR[3] set = V
Error
SR[1] set = Locked Block
Error
Condition
Check
Standby
Check SR[7]:
0 = BEFP Ready
BEFP
Setup
Standby
Data = Status Reg. Data
ST
Word Addr
Status
Read
Data = 0xD0 @
1
Address
ST
Word
BEFP
Confirm
Write
ST
Word
Data = 0x80 @ 1
BEFP
(Write
V
PPH
applied to VPP
Block
Write
BEFP Setup
Bus
State
Comments
Operation
No (SR[0]=1)
Yes (SR[0]=0)
No (SR[7]=1)
Yes (SR[0]=0)
BEFP Program & Verify
Comments
Bus State Operation
Write
(Note 2)
Load
Buffer
Standby
InCount
Standby
Initialize
Count
Data = Data to Program
Address = 1
ST
Word Addr.
X = X+1
X = 0
Standby
Buffer
Full
X = 32
Yes = Read SR[0]
Read
Standby
Status
DReady
Data = Status Register Data
ST
Word Addr.
Check SR[0]:
0 = Ready for Data
1 = Not Ready for Data
Read
Standby
Standby
Write
Status
Register
Program
Done
Last
Data
Exit Prog &
Verify Phase
Data = Status Reg. data
Address = 1
ST
Word Addr.
Check SR[0]:
0 = Program Done
1 = Program in Progress
No = Fill buffer again
Yes = Exit
Data = 0xFFFF @ address not in
current block
相关PDF资料
PDF描述
PH2907A PNP switching transistor
PH2907 PNP switching transistor
PH2931-135S Rail-to-Rail, Very Low Noise Universal Dual Filter Building Block; Package: SO; No of Pins: 16; Temperature Range: -40°C to +85°C
PH2931-I3 Radar Pulsed Power Transistor, 135W, 20ms Pulse, 1% Duty 2.9 - 3.1 GHz
PH2931-20M Radar Pulsed Power Transistor, 20W,100ms Pulse, 10% Duty 2.9-3.1 GHz
相关代理商/技术参数
参数描述
PH28F640W18BD60 制造商:Micron Technology Inc 功能描述:PH28F640W18BD60S L785
PH28F640W18BD60B 制造商:Micron Technology Inc 功能描述:NUMPH28F640W18BD60B PH28F640W18BD60S L78
PH28F640W18TE60B 制造商:Micron Technology Inc 功能描述:64MB, CRYSTAL .75 VFBGA 1.8 LF - Tape and Reel
PH28F640W30BD70A 制造商:Micron Technology Inc 功能描述:NOR Flash Parallel/Serial 1.8V 64Mbit 4M x 16bit 70ns 56-Pin VFBGA Tray 制造商:Micron Technology Inc 功能描述:NUMPH28F640W30BD70A MM#862859FLASH 28F64
PH2-8-SGA 制造商:Adam Technologies Inc 功能描述:PH2 Series Dual Row 8 Position Straight 2.54 mm Centerline Pin Header
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*