收藏本站
参数资料
型号： PIC18F45J50-I/ML
厂商： Microchip Technology
文件页数： 117/164页
文件大小： 0K
描述： IC PIC MCU FLASH 32K 2V 44-QFN
产品培训模块： XLP Deep Sleep Mode
PIC18 J Series MCU Overview
8-bit PIC® Microcontroller Portfolio
标准包装： 45
系列： PIC® XLP™ 18F
核心处理器： PIC
芯体尺寸： 8-位
速度： 48MHz
连通性： I²C，SPI，UART/USART，USB
外围设备： 欠压检测/复位，DMA，POR，PWM，WDT
输入/输出数： 34
程序存储器容量： 32KB（16K x 16）
程序存储器类型： 闪存
RAM 容量： 3.8K x 8
电压 - 电源 (Vcc/Vdd)： 2.15 V ~ 3.6 V
数据转换器： A/D 13x10b
振荡器型： 内部
工作温度： -40°C ~ 85°C
封装/外壳： 44-VQFN 裸露焊盘
包装： 管件
产品目录页面： 657 (CN2011-ZH PDF)
配用： AC164322-ND - MODULE SOCKET MPLAB PM3 28/44QFN
PIC18F46J50 FAMILY
DS39931D-page 56
2011 Microchip Technology Inc.
4.6.5
DEEP SLEEP BROWN-OUT RESET
(DSBOR)
The Deep Sleep module contains a dedicated Deep Sleep
BOR (DSBOR) circuit. This circuit may be optionally
enabled through the DSBOREN Configuration bit.
The DSBOR circuit monitors the VDD supply rail
voltage. The behavior of the DSBOR circuit is
described in Section 5.4 “Brown-out Reset (BOR)”.
4.6.6
RTCC PERIPHERAL AND DEEP
SLEEP
The RTCC can operate uninterrupted during Deep
Sleep mode. It can wake the device from Deep Sleep
by configuring an alarm.
The RTCC clock source is configured with the
RTCOSC bit (CONFIG3L<1>). The available reference
clock sources are the INTRC and T1OSC/T1CKI. If the
INTRC is used, the RTCC accuracy will directly depend
on the INTRC tolerance.For more information on
configuring the RTCC peripheral, see Section 17.0
“Real-Time Clock and Calendar (RTCC)”
.
4.6.7
TYPICAL DEEP SLEEP SEQUENCE
This section gives the typical sequence for using the Deep
Sleep mode. Optional steps are indicated, and additional
information is given in notes at the end of the procedure.
1.
Enable DSWDT (optional).(1)
2.
Configure DSWDT clock source (optional).(2)
3.
Enable DSBOR (optional).(1)
4.
Enable RTCC (optional).(3)
5.
Configure the RTCC peripheral (optional).(3)
6.
Configure the ULPWU peripheral (optional).(4)
7.
Enable the INT0 Interrupt (optional).
8.
Context save SRAM data by writing to the
DSGPR0 and DSGPR1 registers (optional).
9.
Set the REGSLP bit (WDTCON<7>) and clear
the IDLEN bit (OSCCON<7>).
10. If using an RTCC alarm for wake-up, wait until
the RTCSYNC bit (RTCCFG<4>) is clear.
11. Enter Deep Sleep mode by setting the DSEN bit
(DSCONH<7>) and issuing a SLEEP instruction.
These two instructions must be executed
back-to-back.
12. Once a wake-up event occurs, the device will
perform a Power-on Reset sequence. Code
execution resumes at the device’s Reset vector.
13. Determine if the device exited Deep Sleep by
reading the Deep Sleep bit, DS (WDTCON<3>).
This bit will be set if there was an exit from Deep
Sleep mode.
14. Clear the Deep Sleep bit, DS (WDTCON<3>).
15. Determine the wake-up source by reading the
DSWAKEH and DSWAKEL registers.
16. Determine if a DSBOR event occurred during
Deep Sleep mode by reading the DSBOR bit
(DSCONL<1>).
17. Read the DSGPR0 and DSGPR1 Context Save
registers (optional).
18. Clear the RELEASE bit (DSCONL<0>).
4.6.8
DEEP SLEEP FAULT DETECTION
If during Deep Sleep, the device is subjected to
unusual operating conditions, such as an Electrostatic
Discharge (ESD) event, it is possible that internal cir-
cuit states used by the Deep Sleep module could
become corrupted. If this were to happen, the device
may exhibit unexpected behavior, such as a failure to
wake back up.
In order to prevent this type of scenario from occurring,
the
Deep
Sleep
module
includes
automatic
self-monitoring capability. During Deep Sleep, critical
internal nodes are continuously monitored in order to
detect possible Fault conditions (which would not
ordinarily occur). If a Fault condition is detected, the
circuitry will set the DSFLT status bit (DSWAKEL<7>)
and automatically wake the microcontroller from Deep
Sleep, causing a POR.
During Deep Sleep, the Fault detection circuitry is
always enabled and does not require any specific
configuration prior to entering Deep Sleep.
Note 1:
DSWDT and DSBOR are enabled
through the devices’ Configuration bits.
For more information, see Section 27.1
“Configuration Bits”
.
2:
The DSWDT and RTCC clock sources
are selected through the devices’ Con-
figuration bits. For more information, see
Section 27.1 “Configuration Bits”
.
3:
For more information, see Section 17.0
“Real-Time
Clock
and
Calendar
(RTCC)”
.
4:
For more information on configuring this
peripheral,
see
Section 4.7
“Ultra
Low-Power Wake-up”
.
相关PDF资料
PDF描述
ATMEGA128L-8AC IC AVR MCU 128K 8MHZ LV 64-TQFP
ATMEGA128-16AI IC AVR MCU 128K 16MHZ 64-TQFP
PIC24EP64GP202-I/SS MCU 16BIT 64KB FLASH 28SSOP
ATMEGA128-16AC IC AVR MCU 128K 16MHZ 64-TQFP
PIC18LF26J50-I/ML IC PIC MCU FLASH 64K 2V 28-QFN
相关代理商/技术参数
参数描述
PIC18F45J50T-I/ML 功能描述:8位微控制器 -MCU Full Spd USB 32KB 4KBRAM nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18F45J50T-I/PT 功能描述:8位微控制器 -MCU Full Spd USB 32KB 4KBRAM nanoWatt RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18F45K20-E/ML 功能描述:8位微控制器 -MCU 32KB Flash 1536B RAM 25 I/O 8B RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18F45K20-E/MV 功能描述:8位微控制器 -MCU 32KB FL 1536b RAM 8b Familynanowatt XLP RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
PIC18F45K20-E/P 功能描述:8位微控制器 -MCU 32KB Flash 1536B RAM 25 I/O 8B RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*