
R8C/38T-A Group
18. Timer RE2
Under development Preliminary document
Specifications in this document are tentative and subject to change.
R01UH0241EJ0010 Rev.0.10
Page 361 of 730
Aug 05, 2011
Figure 18.9
Operation Example of Subtraction Correction by Software
(Correction during Current 1/16 Second)
Figure 18.10
Operation Example of Subtraction Correction by Software
(Correction during Next 1/16 Second)
The above diagram applies under the following conditions:
AADJE bit in TRECR register = 0 (automatic correction function disabled (correction by software enabled))
M: Value set in bits ADJ0 to ADJ5 in TREADJ register
Write 1 to MINUS bit
3 cycles of
count source
Lower 11-bit counter
MINUS bit in
TREADJ register
TADJSF bit in
TREIFR register
Higher 4-bit counter
Second 1/16 second
Subtraction correction ends
The counter value and the correction setting value M match
7FFh
000h
001h
7FFh
M
M + 1
7FFh
000h
000h
001h
001h
M
A + 1
A
A + 2
A + 3
First 1/16 second
During the first 1/16 second, the count of the correction
amount for the M in 001h to M is added and the frequency
is decreased
The above diagram applies under the following conditions:
AADJE bit in TRECR register = 0 (automatic correction function disabled (correction by software enabled))
M: Value set in bits ADJ0 to ADJ5 in TREADJ register
Write 1 to MINUS bit
3 cycles of
count source
Subtraction correction ends
First 1/16 second
Lower 11-bit counter
MINUS bit in
TREADJ register
TADJSF bit in
TREIFR register
Higher 4-bit counter
During the second 1/16
second, the correction amount
for the M in 001h to M is added to the counter
The counter value and the
correction setting value M match
7FFh
000h
001h
7FFh
000h
001h
M + 1
M
001h
002h
7FFh
000h
Second 1/16 second
A + 1
A + 2
A
A + 3