
R8C/38T-A Group
20. Serial Interface (UART2)
Under development Preliminary document
Specifications in this document are tentative and subject to change.
R01UH0241EJ0010 Rev.0.10
Page 415 of 730
Aug 05, 2011
20.2.11 UART2 Special Mode Register 2 (U2SMR2)
Notes:
1. Can only be set in I2C mode (bits SMD2 to SMD0 in the U2MR register are 010b and the IICM bit in the U2SMR
register is 1). In other modes, set to 0.
2. Can only be set when using as master in I2C mode. In other modes, set to 0.
3. Can only be set in I2C mode. In other modes, set to 0.
4. Can only be set when using as slave in I2C mode. In other modes, set to 0.
(enabled).
Setting the SWC bit to 1 (enabled) forcibly holds the output of the SCL2 pin low.
Setting the ALS bit to 1 (SDA2 output stops) stops SDA2 pin output when arbitration is lost.
Setting the STAC bit to 1 (enabled) initializes transmit/receive operation when a start condition is detected.
Setting the SWC2 bit to 1 (low output) forcibly holds the output of the SCL2 pin low.
Setting the SDHI bit to 1 (disabled (high impedance)) forcibly sets the SDA2 pin to high impedance.
Address 000D6h
Bit
b7b6
b5b4b3
b2b1b0
Symbol
After Reset
0
000
0000
Bit
Symbol
Bit Name
Function
R/W
b0
IICM2
I2C mode select bit 2 (1) 0: NACK/ACK interrupt
1: UART transmit/UART receive interrupt
R/W
b1
CSC
Clock synchronization bit
0: Disabled
1: Enabled
R/W
b2
SWC
SCL wait output bit
R/W
b3
ALS
SDA2 output stop bit
0: SDA2 output stop disabled
1: SDA2 output stops
R/W
b4
STAC
UART2 initialization bit
0: Disabled
1: Enabled
R/W
b5
SWC2
SCL wait output bit 2
0: Normal operation
1: Low output
R/W
b6
SDHI
SDA output disable bit
0: Enabled
1: Disabled (high-impedance)
R/W
b7
—
Nothing is assigned. The write value must be 0. The read value is 0.
—