参数资料
型号: S1C17651B00E10M
元件分类: 微控制器/微处理器
英文描述: 16-BIT, FLASH, 2 MHz, RISC MICROCONTROLLER, PBGA
文件页数: 148/216页
文件大小: 1784K
代理商: S1C17651B00E10M
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页当前第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页第204页第205页第206页第207页第208页第209页第210页第211页第212页第213页第214页第215页第216页
6 INTERRUPT CONTROLLER (ITC)
6-4
Seiko Epson Corporation
S1C17651 TECHNICAL MANUAL
3.2.1 Interrupt Level Setting Bits
Table 6.
Hardware interrupt
Interrupt level setting bits
Register address
P0 port interrupt
ILV0[2:0] (D[2:0]/ITC_LV0 register)
0x4306
Clock timer interrupt
ILV3[2:0] (D[10:8]/ITC_LV1 register)
0x4308
RTC interrupt
ILV4[2:0] (D[2:0]/ITC_LV2 register)
0x430a
LCD interrupt
ILV6[2:0] (D[2:0]/ITC_LV3 register)
0x430c
16-bit PWM timer Ch.0 interrupt
ILV7[2:0] (D[10:8]/ITC_LV3 register)
0x430c
8-bit timer Ch.0 interrupt
ILV10[2:0] (D[2:0]/ITC_LV5 register)
0x4310
UART Ch.0 interrupt
ILV12[2:0] (D[2:0]/ITC_LV6 register)
0x4312
SPI Ch.0 interrupt
ILV14[2:0] (D[2:0]/ITC_LV7 register)
0x4314
Interrupt Processing by the S1C17 Core
6.3.3
A maskable interrupt to the S1C17 Core occurs when all of the following conditions are met:
The interrupt is enabled by the interrupt control bit inside the peripheral module.
The IE (Interrupt Enable) bit of the PSR (Processor Status Register) in the S1C17 Core has been set to 1.
The cause of interrupt that has occurred has a higher interrupt level than the value set in the IL field of the PSR.
No other cause of interrupt having higher priority, such as NMI, has occurred.
If an interrupt cause that has been enabled in the peripheral module occurs, the corresponding interrupt flag is set to 1,
and this state is maintained until it is reset by the program. This means that the interrupt cause is not cleared even if
the conditions listed above are not met when the interrupt cause occurs. An interrupt occurs if the above conditions
are met.
If multiple maskable interrupt causes occurs simultaneously, the interrupt cause with the highest interrupt level and
lowest vector number becomes the subject of the interrupt request to the S1C17 Core. Interrupts with lower levels
are held until the above conditions are subsequently met.
The S1C17 Core samples interrupt requests for each cycle. On accepting an interrupt request, the S1C17 Core
switches to interrupt processing immediately after execution of the current instruction has been completed.
Interrupt processing involves the following steps:
(1) The PSR and current program counter (PC) values are saved to the stack.
(2) The PSR IE bit is reset to 0 (disabling subsequent maskable interrupts).
(3) The PSR IL bits are set to the received interrupt level. (The NMI does not affect the IL bits.)
(4) The vector for the interrupt occurred is loaded to the PC to execute the interrupt handler routine.
When an interrupt is accepted, (2) prevents subsequent maskable interrupts. Setting the IE bit to 1 in the interrupt
handler routine allows handling of multiple interrupts. In this case, since IL is changed by (3), only an interrupt
with a higher level than that of the currently processed interrupt will be accepted.
Ending interrupt handler routines using the reti instruction returns the PSR to the state before the interrupt has
occurred. The program resumes processing following the instruction being executed at the time the interrupt oc-
curred.
NMI
6.4
In the S1C17651, the watchdog timer can generate a non-maskable interrupt (NMI). The vector number for NMI is 2,
with the vector address set to the vector table's starting address + 8 bytes.
This interrupt takes precedence over other interrupts and is unconditionally accepted by the S1C17 Core.
For detailed information on generating NMI, see the “Watchdog Timer (WDT)” chapter.
Software Interrupts
6.5
The S1C17 Core provides the “int imm5” and “intl imm5,imm3” instructions allowing the software to gener-
ate any interrupts. The operand imm5 specifies a vector number (0–31) in the vector table. In addition to this, the
intl instruction has the operand imm3 to specify the interrupt level (0–7) to be set to the IL field in the PSR.
The processor performs the same interrupt processing as that of the hardware interrupt.
相关PDF资料
PDF描述
S1C17651F00E10B 16-BIT, FLASH, 2 MHz, RISC MICROCONTROLLER, PQFP64
S1C17701F00E100 MICROCONTROLLER, PQFP144
S1C17711F00E10C 16-BIT, FLASH, RISC MICROCONTROLLER, PQFP128
S1C17711B00E10K 16-BIT, FLASH, RISC MICROCONTROLLER, PBGA144
S1C17711B00E10N 16-BIT, FLASH, RISC MICROCONTROLLER, PBGA144
相关代理商/技术参数
参数描述
S1C17653 制造商:EPSON 制造商全称:EPSON 功能描述:16-bit Single Chip Microcontroller
S1C17701 制造商:EPSON 制造商全称:EPSON 功能描述:CMOS 16-bit Single Chip Microcontroller
S1C17701D101000 制造商:Seiko Instruments Inc (SII) 功能描述:EPSON 16BIT MCU
S1C17701F00B100 功能描述:16位微控制器 - MCU 16-bit 64KB Flash LCD 56x32 RoHS:否 制造商:Texas Instruments 核心:RISC 处理器系列:MSP430FR572x 数据总线宽度:16 bit 最大时钟频率:24 MHz 程序存储器大小:8 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:VQFN-40 安装风格:SMD/SMT
S1C17701F00E100 功能描述:16位微控制器 - MCU 16-bit 64KB Flash LCD 56x32 RoHS:否 制造商:Texas Instruments 核心:RISC 处理器系列:MSP430FR572x 数据总线宽度:16 bit 最大时钟频率:24 MHz 程序存储器大小:8 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:VQFN-40 安装风格:SMD/SMT