参数资料
型号: S1R72803F00A100
元件分类: 微控制器/微处理器
英文描述: 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100
封装: 0.40 MM PITCH, PLASTIC, QFP20-184
文件页数: 66/115页
文件大小: 833K
代理商: S1R72803F00A100
S1R72803F00A
50
EPSON
Address Register Name
Bit Symbol
R/W
Description
H.Rst S.Rst B.Rst
0x10
ChipCtl
7: Suspend
R/W
0: Resume
1: Suspend
6:
0:
1:
5:
0:
1:
4:
0:
1:
0x00
3:
0:
1:
2: IDE_MdlRst
W
0: None
1: IDE_Module Reset
1: SendTardy
R/W
0: None
1: Send Ack_tardy
0: SoftReset
W
0: None
1: Reset Start
Chip Control Register
The Chip Ctl Register controls the internal circuit of a chip.
Bit7 Suspend
Setting this bit to “1” stops the Sclk supplied from the PHY to this IC. At that time, the LPS signal must be
negated as well.
When a LINKOn packet is received, the CPU asserts the xINT. After asserting it, the firmware asserts the LPS
signal to the PHY and resume it by the Sclk supplied from the PHY. At that time, this bit must be set to “0”.
Bit6 Reserved
Bit5 Reserved
Bit4 Reserved
Bit3 Reserved
Bit2 IDE_MdlRst
Setting this bit to “1” resets IDE-related registers (0x60 - 0x7F) to restore them to the initial state.
Bit1 Send Ack_tardy Enable
Makes setting to return an Ack_tardy as a Ack code when receiving an Async packet.
0: Usual Ack code
1: ack_tardy
Bit0 Soft Reset
Setting this bit to “1” initializes the interiors of the circuit. After initializing it, it is restored to “0”.
Address Register Name
Bit Symbol
R/W
Description
H.Rst S.Rst B.Rst
0x0E
PhyIntEnb
7: EnSubGap
R/W
0: Disable
1: Enable
6: EnArbGap
R/W
0: Disable
1: Enable
5:
0:
1:
4:
0:
1:
0x00
3:
0:
1:
2: EnPhy_int
R/W
0: Disable
1: Enable
1: EnPhyWrDone
R/W
0: Disable
1: Enable
0: EnPhyRdDone
R/W
0: Disable
1: Enable
Address Register Name
Bit Symbol
R/W
Description
H.Rst S.Rst B.Rst
0x0F
(Reserved)
7:
0:
1:
6:
0:
1:
5:
0:
1:
4:
0:
1:
0x00
3:
0:
1:
2:
0:
1:
0:
1:
0:
1:
PHY Core Interrupt Enable Flag Register
This register enables/disables an interrupt factor of the PHYIntStat Register.
Setting the corresponding bit to “1” enables an interrupt to the CPU.
相关PDF资料
PDF描述
S1R72C05B08 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72C05B10 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72V17B00A UNIVERSAL SERIAL BUS CONTROLLER, PBGA60
S1R72V18B10 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72V27B05 UNIVERSAL SERIAL BUS CONTROLLER, PBGA60
相关代理商/技术参数
参数描述
S1R72803F00A200 功能描述:IC LINK CTRLR 1394 IDE-66 184QFP RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
S1R72805F00A2 功能描述:IC LINK CTRLR 1394 IDE100 100QFP RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
S1R72901F00A 功能描述:IC LINK CTRLR/PHY 1394 100-QFP RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
S1R72901F00A200 功能描述:IC PHY CONT 2PORT 1394A 100-QFP RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
S1R72C05 制造商:EPSON 制造商全称:EPSON 功能描述:Support for control, bulk, interrupt, and isochronous transfers