参数资料
型号: S1R72803F00A100
元件分类: 微控制器/微处理器
英文描述: 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100
封装: 0.40 MM PITCH, PLASTIC, QFP20-184
文件页数: 78/115页
文件大小: 833K
代理商: S1R72803F00A100
S1R72803F00A
EPSON
61
Address Register Name
Bit Symbol
R/W
Description
H.Rst S.Rst B.Rst
0x31
SBP2Stat
7: FwPause
R
0: Not Firmware Pause
1: FirmWre Pause
6: ErrPause
R
0: Not Error Pause
1: Error Pause
5: NotQuadEnable
R/W
0: Disable
1: Enable
4: WaitPLReady
R
0: Not Ready
1: Ready
0x00
3: HwSBP2Exec
R
0: Stop
1: Execute
2: PTaskExec
R
0: Stop
1: Execute
1: StTaskExec
R
0: Stop
1: Execute
0: TranExec
R
0: Stop
1: Execute
Hardware SBP2 Status Read Register
This register indicates the execution condition of the hardware SBP2.
Bit7 F/W Pause
When the firmware writes “1” at the HwSBP2Ctl. HwSBP2Pause bit during the execution of the HwSBP2Pause:1
(Pause) HwSBP2, this bit becomes “1”. When the firmware writes “1” at the HwSBP2Ctl.HwSBP2Rsum bit
or resets it, it is cleared. Writing to this bit is ignored.
Bit6 Error Pause
When firmware enters the pause state without writing “1” at the HwSBP2Ctl.HwSBP2Pause bit during the
execution of the HwSBP2Pause:1 (Pause) HwSBP2, this bit becomes “1”. It is cleared at the time of Reset.
Writing to this bit is ignored.
Bit5 NotQuadEnable
This bit specifies whether to generate a 0x32 bit 3 NotQuad interrupt by if SegmentLength of PageTableElement
is not the Quad unit during the HwSBP2 process.
NotQuadEnable: 0 (Disable) Set => A NotQuad interrupt is not generated.
NotQuadEnable: 1 (Enable) Set => A NotQuad interrupt is generated.
* Note that this bit does not indicate the status of HwSBP2.
Bit4 Wait Payload Ready
WaitPLReady:0 (Not Ready) => Payload Domain Not Ready
WaitPLReady:1 (Ready) => Payload Domain Ready
When the IDE interface has a problem, the payload may not be ready. At that time, perform a recovery
processing by the firmware.
Bit3 HwSBP2Exec
HwSBP2Exec:0 (Stop) => Indicates the HwSBP2 processing is completed.
HwSBP2Exec:1 (Execute) => Indicates the HwSBP2 processing is in execution.
It is cleared at the time of Reset. Writing to this bit is ignored..
Bit2 PageTaskExec
PageTaskExec:0 (Stop) => Indicates a PageTask is completed.
PageTaskExec:1 (Execute) => Indicates a PageTask is in execution.
It is cleared at the time of Reset. Writing to this bit is ignored..
Bit1 StreamTaskExec
StreamTaskExec:0 (Stop) => Indicates a StreamTask is completed.
StreamTaskExec:1 (Execute) => Indicates a StreamTask is in execution.
It is cleared at the time of Reset. Writing to this bit is ignored..
Bit0 TranExec.
TranExec:0 (Stop) => Indicates a Transaction is completed.
TranExec:1 (Execute) => Indicates a Transaction is in execution.
It is cleared at the time of Reset. Writing to this bit is ignored..
相关PDF资料
PDF描述
S1R72C05B08 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72C05B10 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72V17B00A UNIVERSAL SERIAL BUS CONTROLLER, PBGA60
S1R72V18B10 UNIVERSAL SERIAL BUS CONTROLLER, PBGA121
S1R72V27B05 UNIVERSAL SERIAL BUS CONTROLLER, PBGA60
相关代理商/技术参数
参数描述
S1R72803F00A200 功能描述:IC LINK CTRLR 1394 IDE-66 184QFP RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
S1R72805F00A2 功能描述:IC LINK CTRLR 1394 IDE100 100QFP RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
S1R72901F00A 功能描述:IC LINK CTRLR/PHY 1394 100-QFP RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
S1R72901F00A200 功能描述:IC PHY CONT 2PORT 1394A 100-QFP RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
S1R72C05 制造商:EPSON 制造商全称:EPSON 功能描述:Support for control, bulk, interrupt, and isochronous transfers