参数资料
型号: S29JL032H60TAI023
厂商: ADVANCED MICRO DEVICES INC
元件分类: PROM
英文描述: 2M X 16 FLASH 3V PROM, 60 ns, PDSO48
封装: MO-142DD, TSOP-48
文件页数: 8/66页
文件大小: 1691K
代理商: S29JL032H60TAI023
14
S29JL032H
S29JL032H_00A11 March 10, 2005
Advan ce
In form ati o n
Standby Mode
When the system is not reading or writing to the device, it can place the device
in the standby mode. In this mode, current consumption is greatly reduced, and
the outputs are placed in the high impedance state, independent of the OE#
input.
The device enters the CMOS standby mode when the CE# and RESET# pins are
both held at VCC ± 0.3 V. (Note that this is a more restricted voltage range than
VIH.) If CE# and RESET# are held at VIH, but not within VCC ± 0.3 V, the device
will be in the standby mode, but the standby current will be greater. The device
requires standard access time (tCE) for read access when the device is in either
of these standby modes, before it is ready to read data.
If the device is deselected during erasure or programming, the device draws ac-
tive current until the operation is completed.
ICC3 in the DC Characteristics table represents the standby current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device energy consumption. The de-
vice automatically enables this mode when addresses remain stable for tACC +
30 ns. The automatic sleep mode is independent of the CE#, WE#, and OE# con-
trol signals. Standard address access timings provide new data when addresses
are changed. While in sleep mode, output data is latched and always available to
the system. ICC5 in the DC Characteristics table represents the automatic sleep
mode current specification.
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of resetting the device to reading
array data. When the RESET# pin is driven low for at least a period of tRP, the
device immediately terminates any operation in progress, tristates all output
pins, and ignores all read/write commands for the duration of the RESET# pulse.
The device also resets the internal state machine to reading array data. The op-
eration that was interrupted should be reinitiated once the device is ready to
accept another command sequence, to ensure data integrity.
Current is reduced for the duration of the RESET# pulse. When RESET# is held
at VSS±0.3 V, the device draws CMOS standby current (ICC4). If RESET# is held
at VIL but not within VSS±0.3 V, the standby current will be greater.
The RESET# pin may be tied to the system reset circuitry. A system reset would
thus also reset the Flash memory, enabling the system to read the boot-up firm-
ware from the Flash memory.
If RESET# is asserted during a program or erase operation, the RY/BY# pin re-
mains a “0” (busy) until the internal reset operation is complete, which requires
a time of tREADY (during Embedded Algorithms). The system can thus monitor RY/
BY# to determine whether the reset operation is complete. If RESET# is asserted
when a program or erase operation is not executing (RY/BY# pin is “1”), the reset
operation is completed within a time of tREADY (not during Embedded Algorithms).
The system can read data tRH after the RESET# pin returns to VIH.
Refer to the AC Characteristics tables for RESET# parameters and to Figure 14
for the timing diagram.
相关PDF资料
PDF描述
S29AL016D70BAI022 1M X 16 FLASH 3V PROM, 70 ns, PBGA48
S29AL016D70TAN013 1M X 16 FLASH 3V PROM, 70 ns, PDSO48
S29AL016D90BFN013 1M X 16 FLASH 3V PROM, 90 ns, PBGA48
SRL91-17UGR2-BB99 ROCKER SWITCH, SPDT, MOMENTARY, PANEL MOUNT
SRL91-13AAR2-BB99 ROCKER SWITCH, SPDT, LATCHED, PANEL MOUNT
相关代理商/技术参数
参数描述
S29JL032H60TAI210 制造商:SPANSION 制造商全称:SPANSION 功能描述:32M BIT CMOS 3.0V FLASH MEMORY
S29JL032H60TAI211 制造商:SPANSION 制造商全称:SPANSION 功能描述:32M BIT CMOS 3.0V FLASH MEMORY
S29JL032H60TAI212 制造商:SPANSION 制造商全称:SPANSION 功能描述:32M BIT CMOS 3.0V FLASH MEMORY
S29JL032H60TAI213 制造商:SPANSION 制造商全称:SPANSION 功能描述:32M BIT CMOS 3.0V FLASH MEMORY
S29JL032H60TAI220 制造商:SPANSION 制造商全称:SPANSION 功能描述:32M BIT CMOS 3.0V FLASH MEMORY