参数资料
型号: SI5338N-AXXXXXGM
厂商: SILICON LABORATORIES
元件分类: 时钟产生/分配
英文描述: 700 MHz, PROC SPECIFIC CLOCK GENERATOR, QCC24
封装: 4 X 4 MM, ROHS COMPLIANT, MO-220VGGD-8, QFN-24
文件页数: 19/42页
文件大小: 380K
代理商: SI5338N-AXXXXXGM
Si5338
26
Rev. 1.0
3.10.4. Output Synchronization
Upon power up or a soft_reset the Si5338 synchronizes
the output clocks. With normal output polarity (no output
clock inversion), the Si5338 synchronizes the output
clocks to the falling, not rising edge. Synchronization at
the rising edge can be done by inverting all the clocks
that are to be synchronized.
3.10.5. Output R Divider
When the requested output frequency of a channel is
below 5 MHz, the Rn (n = 0,1,2,3) divider needs to be
set and enabled. This is automatically done in register
maps generated by the ClockBuilder Desktop. When
the Rn divider is active the step size range of the
frequency
increment
and decrement
function
will
decrease by the Rn divide ratio. The Rn divider can be
set to {1, 2, 4, 8, 16, 32}.
Non-unity settings of R0 will affect the Finc/Fdec step
size at the MultiSynth0 output. For example, if the
MultiSynth0 output step size is 2.56 MHz and R0 = 8,
the step size at the output of R0 will be 2.56 MHz
divided by 8 = .32 MHz. When the Rn divider is set to
non-unity, the initial phase offset of the CLKn output with
respect to other CLKn outputs is not guaranteed.
3.10.6. Zero-Delay Mode
The Si5338 supports an optional zero delay mode of
operation for applications that require minimal input-to-
output delay. In this mode, one of the device output
clocks is fed back to the feedback input pin (IN4 or IN5/
IN6) to implement an external feedback path which
nullifies the delay between the reference input and the
output clocks. Figure 15 shows the Si5338 in a typical
zero-delay configuration. It is generally recommended
that Clk3 be LVDS and that the feedback input be pins 5
and 6. For the differential input configuration to pins 5
and 6, see Figure 3 on page 17. The zero-delay mode
combined with the phase increment/decrement feature
allows unprecedented flexibility in generating clocks
with precise edge alignment.
Figure 15. Si5338 in Zero Delay Clock
Generator Mode
3.10.7. Spread Spectrum
To help reduce electromagnetic interference (EMI), the
Si5338 supports spread spectrum modulation. The
output clock frequencies can be modulated to spread
energy across a broader range of frequencies, lowering
system EMI. The Si5338 implements spread spectrum
using its patented MultiSynth technology to achieve
previously unattainable precision in both modulation
rate and spreading magnitude as shown in Figure 16.
Through I2C control, the Spread spectrum can be
applied to any output clock, any clock frequency, and
any spread amount from ±0.1% to ±5% center spread
and –0.1% to –5% down spread.
The spreading rate is limited to 30 to 63 kHz.
The Spread Spectrum is generated digitally in the output
MultiSynths which means that the Spread Spectrum
parameters
are
virtually
independent
of
process,
voltage and temperature variations. Since the Spread
Spectrum is created in the output MultiSynths, through
I2C each output channel can have independent Spread
Spectrum parameters. Without the use of I2C (NVM
download only) the only supported Spread Spectrum
parameters are for PCI Express compliance composing
100 MHz clock, 31.5 kHz spreading frequency with the
choice of the spreading.
Clk0
MS2
MS3
R2
R3
P2
Si5338
PLL
R0
R1
MS1
MS0
P1
Clk
Input
Clk1
Clk2
Clk3
相关PDF资料
PDF描述
SL28540ALCT OTHER CLOCK GENERATOR, QCC56
SL5504 1 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER
SL5582.3S 1 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER
SLA-360MTT32S T-1 SINGLE COLOR LED, YELLOW GREEN, 3.1 mm
SLA-570LT3FXH T-1 3/4 SINGLE COLOR LED, RED, 5 mm
相关代理商/技术参数
参数描述
SI5338N-B01504-GM 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk
SI5338N-B01504-GMR 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel
SI5338N-B01552-GM 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk
SI5338N-B01552-GMR 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel
SI5338N-B01598-GM 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk