- 您现在的位置：买卖IC网 > PDF目录25644 > SI5338N-AXXXXXGM (SILICON LABORATORIES) 700 MHz, PROC SPECIFIC CLOCK GENERATOR, QCC24 PDF资料下载
参数资料
| 型号： | SI5338N-AXXXXXGM |
| 厂商： | SILICON LABORATORIES |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 700 MHz, PROC SPECIFIC CLOCK GENERATOR, QCC24 |
| 封装： | 4 X 4 MM, ROHS COMPLIANT, MO-220VGGD-8, QFN-24 |
| 文件页数： | 41/42页 |
| 文件大小： | 380K |
| 代理商： | SI5338N-AXXXXXGM |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页
Si5338
8
Rev. 1.0
Table 6. Input and Output Clock Characteristics
(VDD = 1.8 V –5% to +10%, 2.5 V ±10%, or 3.3 V ±10%, TA = –40 to 85 °C)
Parameter
Symbol
Test Condition
Min
Typ
Max
Units
Input Clock (AC Coupled Differential Input Clocks on Pins IN1/2, IN5/6)6
Frequency
fIN
5
—
710
MHz
Differential Voltage
Swing
VPP
710 MHz input
0.4
—
2.4
VPP
Rise/Fall Time
tR/tF
20%–80%
—
1.0
ns
Duty Cycle1
DC
< 1 ns tr/tf
40
—
60
%
Input Impedance6
RIN
10
—
k
Input Capacitance
CIN
—3.5
—
pF
Input Clock (DC-Coupled Single-Ended Input Clock on Pins IN3/4)
Frequency
fIN
CMOS
5
—
200
MHz
Input Voltage
VI
–0.1
—
3.73
V
Input Voltage Swing
200 MHz
0.8
—
VDD+10%
Vpp
Rise/Fall Time
tR/tF
10%–90%
—
4
ns
Rise/Fall Time
tR/tF
20%–80%
—
2.3
ns
Duty Cycle2,3
DC
< 4 ns tr/tf
40
—
60
%
Input Capacitance
CIN
—2.0
—
pF
Output Clocks (Differential)
Frequency4
fOUT
LVPECL, LVDS
0.16
—
350
MHz
367
—
473.33
MHz
550
—
710
MHz
HCSL
0.16
—
250
MHz
LVPECL Output Volt-
age
VOC
common mode
—
VDDO–
1.45 V
—V
VSEPP
peak-to-peak single-
ended swing
0.55
0.8
0.96
VPP
LVDS Output Voltage
(2.5/3.3 V)
VOC
common mode
1.125
1.2
1.275
V
VSEPP
peak-to-peak single-
ended swing
0.25
0.35
0.45
VPP
LVDS Output Volt-
age (1.8 V)
VOC
common mode
0.8
0.875
0.95
V
VSEPP
peak-to-peak single-
ended swing
0.25
0.35
0.45
VPP
Notes:
1. For best jitter performance, keep the midpoint differential input slew rate on pins 1,2,5,6 faster than 0.3 V/ns
2. Not in PLL bypass mode.
3. For best jitter performance, keep the mid point input single ended slew rate on pins 3 or 4 faster than 1 V/ns
4. Only two unique frequencies above 350 MHz can be simultaneously output, Fvco/4 and Fvco/6. See "3.3. Synthesis
5. Includes effect of internal series 22
resistor.
6. Use an external 100
resistor to provide load termination for a differential clock. See Figure 3.
相关PDF资料 |
PDF描述 |
|---|---|
| SL28540ALCT | OTHER CLOCK GENERATOR, QCC56 |
| SL5504 | 1 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER |
| SL5582.3S | 1 CHANNEL TRANSISTOR OUTPUT OPTOCOUPLER |
| SLA-360MTT32S | T-1 SINGLE COLOR LED, YELLOW GREEN, 3.1 mm |
| SLA-570LT3FXH | T-1 3/4 SINGLE COLOR LED, RED, 5 mm |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SI5338N-B01504-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk |
| SI5338N-B01504-GMR | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel |
| SI5338N-B01552-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk |
| SI5338N-B01552-GMR | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Tape and Reel |
| SI5338N-B01598-GM | 制造商:Silicon Laboratories Inc 功能描述:CLOCK - Bulk |
发布紧急采购，3分钟左右您将得到回复。