17
Highly Integrated 64-Bit RISC; L2-Cache, DRAM, PCI Interfaces
UltraSPARC-IIi CPU
SME1430LGA-360
SME1430LGA-440
SME1430LGA-480
May 1999
Sun Microsystems, Inc
PCI Clock Timing [1] [2]
Figure 5. Relation Between PCI (1X Mode) Clocks [3]
Figure 6. Relation Between PCI (2X Mode) Clocks [4] [5]
PCI Clock Interface
Symbol
Volts
Type
Signal
Transitions
Aligned with:
Name and Function
PCI_REF_CLK
3.3 V
I
See
and
logical relations.
PCI reference clock; 40-66 MHz.
PCI_CLK
3.3 V
I
PCI clock, 66mhz; can be set to 33 MHz PCI interface if desired.
P2L5CLK
1.9 V
O
PCI_REF_CLK
Disabled during normal operation; internal level 5 clock that
reects the PCI clock and is used to determine PLL lock or clock
tree delay when in PLLBYPASS mode; during PLLBYPASS mode,
PCI_REF_CLK must be 2X frequency of PCI_CLK
PLLBYPASS
2. During PLLBYPASS the PCI_CLK and PCI_REF_CLK relationships must be the same as for PCI 1X Mode.
3. Figure 5 applies to the PCI bus clock between 20-33 MHz, which must be in 1X mode.
4. Figure 6 (and 2X mode) applies when the bus is run from 40-66 MHz.
5. Refer to the table:
"Clock Skew" for permissible skew between PCI_REF_CLK and PCI_CLK. It is recommended
that the system designer supplies PCI_REF_CLK directly from the PCI_CLK signal for 2X mode operation – see
Figure 6. Skew between PCI_CLK and PCI_REF_CLK must be minimized; the required setup time is:
1X Mode
Internal PCICLK
PCI_REF_CLK
PCI_CLK
40 - 66 MHz
20 - 33 MHz
PCI_REF_CLK
2X Mode
Internal PCICLK
80 - 132 MHz
40 - 66 MHz
PCI_CLK
40 - 66 MHz
t
SUeff
3ns
t
SKEW_POS
+
()
=