- 您现在的位置：买卖IC网 > PDF目录98145 > ST72F651AR6T1 (STMICROELECTRONICS) 8-BIT, FLASH, MICROCONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | ST72F651AR6T1 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, FLASH, MICROCONTROLLER, PQFP64 |
| 封装： | 10 X 10 MM, ROHS COMPLIANT, TQFP-64 |
| 文件页数： | 132/161页 |
| 文件大小： | 2656K |
| 代理商： | ST72F651AR6T1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页当前第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页
ST72651AR6
72/161
Doc ID 7215 Rev 4
USB INTERFACE (Cont’d)
ENDPOINT
1
TRANSMISSION
REGISTER
(EP1TXR)
Read/Write
Reset value: 0000 0000 (00h)
This register is used for controlling Endpoint 1
transmission. Bits 2:0 are also reset by a USB re-
set, either received from the USB or forced
through the FRES bit in the CTLR register.
Bit 3 = CTR_TX Correct Transmission Transfer.
This bit is set by hardware when a correct transfer
operation is performed in transmission. This bit
must be cleared after the corresponding interrupt
has been serviced.
0: No CTR in transmission on Endpoint 1
1: Correct transfer in transmission on Endpoint 1
Bit 2 = DTOG_TX Data Toggle, for transmission
transfers.
This bit contains the required value of the toggle
bit (0=DATA0, 1=DATA1) for the next data packet.
DTOG_TX toggles only when the transmitter has
received the ACK signal from the USB host.
DTOG_TX and DTOG_RX are normally updated
by hardware, at the receipt of a relevant PID. They
can be also written by the user, both for testing
purposes and to force a specific (DATA0 or
DATA1) token.
Bits 1:0 = STAT_TX [1:0] Status bits, for transmis-
sion transfers.
These bits contain the information about the end-
point status, which is listed below
Table 23. Transmission Status Encoding
These bits are written by software, but hardware
sets the STAT_TX bits to NAK when a correct
transfer has occurred (CTR=1) addressed to this
endpoint. This allows software to prepare the next
set of data to be transmitted.
ENDPOINT
2
RECEPTION
REGISTER
(EP2RXR)
Read/Write
Reset value: 0000 0000 (00h)
This register is used for controlling endpoint 2 re-
ception. Bits 2:0 are also reset by a USB reset, ei-
ther received from the USB or forced through the
FRES bit in the CTLR register.
Bits 7:6 = MOD[1:0] Endpoint 2 mode.
These bits are set and cleared by software. They
select the Endpoint 2 mode (See Figure 38 and
Notes:
1. Before selecting Download mode, software
must write the maximum packet size value (for in-
stance 64) in the CNT2RXR register and write the
STAT_RX bits in the EP2RXR register to VALID.
2. Before selecting Upload mode, software must
write the maximum packet size value (for instance
64) in the CNT2TXR register and write the
STAT_TX bits in the EP2TXR register to NAK.
70
00
CTR_T
X
DTOG
_TX
STAT_
TX1
STAT_
TX0
STAT_TX1 STAT_TX0
Meaning
00
DISABLED: transmission
transfers cannot be executed.
01
STALL: the endpoint is stalled
and all transmission requests
result in a STALL handshake.
10
NAK: the endpoint is naked
and all transmission requests
result in a NAK handshake.
11
VALID: this endpoint is ena-
bled for transmission.
70
MOD1 MOD0
0
CTR_R
X
DTOG
_RX
STAT_
RX1
STAT_
RX0
MOD1 MOD0
Mode
00
Normal mode: Endpoint 2 is managed by
user software
01
Upload mode to USB data buffer: Bulk
mode IN under hardware control from
DTC1
10
Download mode from USB data buffer:
Bulk mode OUT under hardware control
to DTC2.
1
相关PDF资料 |
PDF描述 |
|---|---|
| ST72P60E2M1 | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO24 |
| ST7260E2M1/XXX | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO24 |
| ST72T141K2M6XXX | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDSO34 |
| ST72T141K2M3XXX | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDSO34 |
| ST72T141K2MARE | 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDSO34 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST72F651AR6T1E | 功能描述:8位微控制器 -MCU Flash 32K USB/DTC/I2 RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| ST72P262M6/OZXTR | 制造商:STMicroelectronics 功能描述:ST72P262M6/OZXTR |
| ST72P324TA/OBZTR | 制造商:STMicroelectronics 功能描述: |
| ST72P324TA/OHXTR | 制造商:STMicroelectronics 功能描述: |
| ST72P4T128M-A05AU | 制造商:STEC Inc 功能描述:1GB,ECC,REG,DDR2-400,UNLEAD - Bulk |
发布紧急采购，3分钟左右您将得到回复。