收藏本站
参数资料
型号： ST72F651AR6T1
厂商： STMICROELECTRONICS
元件分类： 微控制器/微处理器
英文描述： 8-BIT, FLASH, MICROCONTROLLER, PQFP64
封装： 10 X 10 MM, ROHS COMPLIANT, TQFP-64
文件页数： 93/161页
文件大小： 2656K
代理商： ST72F651AR6T1
ST72651AR6
37/161
Doc ID 7215 Rev 4
7 INTERRUPTS
7.1 INTRODUCTION
The CPU enhanced interrupt management pro-
vides the following features:
■ Hardware interrupts
■ Software interrupt (TRAP)
■ Nested or concurrent interrupt management
with
flexible
interrupt
priority
and
level
management:
– Up to 4 software programmable nesting levels
– Up to 16 interrupt vectors fixed by hardware
– 3 non maskable events: RESET, TRAP, TLI
This interrupt management is based on:
– Bit 5 and bit 3 of the CPU CC register (I1:0),
– Interrupt software priority registers (ISPRx),
– Fixed interrupt vector addresses located at the
high addresses of the memory map (FFE0h to
FFFFh) sorted by hardware priority order.
This enhanced interrupt controller guarantees full
upward compatibility with the standard (not nest-
ed) CPU interrupt controller.
7.2 MASKING AND PROCESSING FLOW
The interrupt masking is managed by the I1 and I0
bits of the CC register and the ISPRx registers
which give the interrupt software priority level of
each interrupt vector (see Table 8). The process-
ing flow is shown in Figure 25.
When an interrupt request has to be serviced:
– Normal processing is suspended at the end of
the current instruction execution.
– The PC, X, A and CC registers are saved onto
the stack.
– I1 and I0 bits of CC register are set according to
the corresponding values in the ISPRx registers
of the serviced interrupt vector.
– The PC is then loaded with the interrupt vector of
the interrupt to service and the first instruction of
the interrupt service routine is fetched (refer to
“Interrupt Mapping” table for vector addresses).
The interrupt service routine should end with the
IRET instruction which causes the contents of the
saved registers to be recovered from the stack.
Note: As a consequence of the IRET instruction,
the I1 and I0 bits will be restored from the stack
and the program in the previous level will resume.
Table 8. Interrupt Software Priority Levels
Figure 25. Interrupt Processing Flowchart
Interrupt software priority
Level
I1
I0
Level 0 (main)
Low
High
10
Level 1
0
1
Level 2
0
Level 3 (= interrupt disable)
1
“IRET”
RESTORE PC, X, A, CC
STACK PC, X, A, CC
LOAD I1:0 FROM INTERRUPT SW REG.
FETCH NEXT
RESET
TLI
PENDING
INSTRUCTION
I1:0
FROM STACK
LOAD PC FROM INTERRUPT VECTOR
Y
N
Y
N
Y
N
Interrupt has the same or a
lower software priority
THE INTERRUPT
STAYS PENDING
than current one
In
te
rr
up
t
h
as
a
h
ig
h
e
r
so
ftwa
re
p
ri
o
rit
y
th
an
cu
rr
en
t
o
ne
EXECUTE
INSTRUCTION
INTERRUPT
1
相关PDF资料
PDF描述
ST72P60E2M1 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO24
ST7260E2M1/XXX 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO24
ST72T141K2M6XXX 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDSO34
ST72T141K2M3XXX 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDSO34
ST72T141K2MARE 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDSO34
相关代理商/技术参数
参数描述
ST72F651AR6T1E 功能描述:8位微控制器 -MCU Flash 32K USB/DTC/I2 RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
ST72P262M6/OZXTR 制造商:STMicroelectronics 功能描述:ST72P262M6/OZXTR
ST72P324TA/OBZTR 制造商:STMicroelectronics 功能描述:
ST72P324TA/OHXTR 制造商:STMicroelectronics 功能描述:
ST72P4T128M-A05AU 制造商:STEC Inc 功能描述:1GB,ECC,REG,DDR2-400,UNLEAD - Bulk
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*