参数资料
型号: ST72T734J6B1
厂商: 意法半导体
元件分类: ADC
英文描述: 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
中文描述: 8位USB单片机的显示器,高达60K章检察官办公室,每1000内存,模数转换器,定时器,同步,材质单元,脉宽调制/的BRM,的H / W DDC的
文件页数: 11/144页
文件大小: 1280K
代理商: ST72T734J6B1
ST72774/ST727754/ST72734
108/144
DDC INTERFACE (Cont’d)
Slave Receiver
Following the address reception and after SR1
register has been read, the slave receives bytes
from the SDA line into the DR register via the
internal shift register. After each byte, the following
events occur in sequence:
– Acknowledge pulse is generated if the ACK bit is
set.
– EVF and BTF bits are set.
– An interrupt is generated if the ITE bit is set.
Then the interface waits for a read of the SR1
register followed by a read of the DR register,
holding the SCL line low (see Figure 67 Transfer
sequencing EV2).
Slave Transmitter
Following the address reception and after SR1
register has been read, the slave sends bytes from
the DR register to the SDA line via the internal shift
register.
The slave waits for a read of the SR1 register
followed by a write in the DR register, holding the
SCL line low (see Figure 67 Transfer sequencing
EV3).
When the acknowledge pulse is received:
– EVF and BTF bits are set.
– An interrupt is generated if the ITE bit is set.
Closing slave communication
After the last data byte is transferred, a Stop
Condition is generated by the master. The
interface detects this condition and in this case:
– EVF and STOPF bits are set.
– An interrupt is generated if the ITE bit is set.
Then the interface waits for a read of the SR2
register (see Figure 67 Transfer sequencing EV4).
Error Cases
– BERR: Detection of a Stop or a Start condition
during a byte transfer. In this case, the EVF and
the BERR bits are set and an interrupt is gener-
ated if the ITE bit is set.
If it is a Stop then the interface discards the data,
releases the lines and waits for another Start
condition.
If it is a Start then the interface discards the data
and waits for the next slave address on the bus.
– AF: Detection of a non-acknowledge bit. In this
case, the EVF and AF bits are set and an inter-
rupt is generated if the ITE bit is set.
Note:In both cases, SCL line is not held low; however,
SDA line can remain low due to possible 0 bits
transmitted last. It is then necessary to release both
lines by software.
How to release the SDA / SCL lines
Set and subsequently clear the STOP bit while
BTF is set. The SDA/SCL lines are released after
the transfer of the current byte.
Other Events
s
ADSL: Detection of a Start condition after an
acknowledge time-slot.
The state machine is reset and starts a new
process. The ADSL bit is set and an interrupt is
generated if the ITE bit is set. The SCL line is
stretched low.
s
STOPF: Detection of a Stop condition after an
acknowledge time-slot.
The state machine is reset. Then the STOPF
flag is set and an interrupt is generated if the ITE
bit is set.
相关PDF资料
PDF描述
ST72T754J9B1 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
ST72T754S9T1 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
ST733C08LFK2 1900 A, 800 V, SCR, TO-200AC
ST733C08LFK1L 1900 A, 800 V, SCR, TO-200AC
ST733C04LEK1 1900 A, 400 V, SCR, TO-200AC
相关代理商/技术参数
参数描述
ST72T754J9B1 制造商:STMicroelectronics 功能描述:
ST72T774J9B1 制造商:STMicroelectronics 功能描述:
ST72T774S9T1 制造商:STMicroelectronics 功能描述:ST72T774S9T1 - Trays
ST730 制造商:IRF 制造商全称:International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version
ST7-30 制造商:SUPERWORLD 制造商全称:Superworld Electronics 功能描述:POWER TRANSFORMER