参数资料
型号: ST72T734J6B1
厂商: 意法半导体
元件分类: ADC
英文描述: 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
中文描述: 8位USB单片机的显示器,高达60K章检察官办公室,每1000内存,模数转换器,定时器,同步,材质单元,脉宽调制/的BRM,的H / W DDC的
文件页数: 143/144页
文件大小: 1280K
代理商: ST72T734J6B1
ST72774/ST727754/ST72734
98/144
DDC INTERFACE (Cont’d)
4.8.4 I2C BUS Protocol
A standard I2C communication is normally based
on four parts: START condition, device slave
address transmission, data transfer and STOP
condition. They are described brielfly in the
following section and illustrated in Figure 58 (for
more details, refer to the I2C bus specification).
4.8.4.1 START condition
When the bus is free (both SCL and SDA lines are
at
a
high
level),
a
master
can
initiate
a
communication by sending a START signal. This
signal is defined as a high-to-low transition of SDA
while SCL is stable high. The bus is considered to
be busy after a START condition.
This
START
condition
must
precede
any
command for data transfer.
4.8.4.2 Slave Address Transmission
The first byte following a START condition is the
slave address transmitted by the master. This
address is 7-bit long followed by an 8th bit (Least
significant bit: LSB) which is the data direction bit
(R/W bit).
– A “0” indicates a transmission (WRITE) from the
master to the slave.
– A “1” indicates a request for data (READ) from
the slave to the master.
If a slave device is present on the bus at the given
address, an Acknowledge will be generated on the
9th clock pulse.
4.8.4.3 Data Transfer
Once the slave address is acknowledged, the data
transfer can proceed in the direction given by the
R/W bit sent in the address.
Data is transferred with the most significant bit
(MSB) first. Data bits can be changed only when
SCL is low and must be held stable when SCL is
high.
One complete data byte transfer requires 9 clock
pulses: 8 bits + 1 acknowledge bit.
4.8.4.4 Acknowledge Bit (ACK / NACK)
Every byte put on the SDA line is 8-bit long
followed by an acknowledge bit.
This bit is used to indicate a successful data
transfer. The bus transmitter, either master or
slave, releases the SDA line during the 9th clock
period (after sending all 8 bits of data), then:
– To generate an Acknowledge (ACK) of the cur-
rent byte, the receiver pulls the SDA line low.
– To generate a No-Acknowledge (NACK) of the
current byte, the receiver releases the SDA line
(hence at a high level).
4.8.4.5 STOP Condition
A STOP condition is defined by a low-to-high
transition of SDA while SCL is stable high. It ends
the communication between the Interface and the
bus master.
Figure 58. I2C Signal Diagram
SDA
SCL
Start
Ack
A0h
Device Slave Address
00h
Data Address
Ack
Data1(B0h)
DataN(F0h) Ack STOP
WRITE DATA TO I2C DEVICE (Slave Address A0h)
SDA
SCL
Start
Ack
A1h
Device Slave Address
Data1(00h) Ack
Ack
Data2(B0h)
DataN(F0h) Nack STOP
READ DATA FROM I2C DEVICE (Slave Address A1h)
相关PDF资料
PDF描述
ST72T754J9B1 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
ST72T754S9T1 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
ST733C08LFK2 1900 A, 800 V, SCR, TO-200AC
ST733C08LFK1L 1900 A, 800 V, SCR, TO-200AC
ST733C04LEK1 1900 A, 400 V, SCR, TO-200AC
相关代理商/技术参数
参数描述
ST72T754J9B1 制造商:STMicroelectronics 功能描述:
ST72T774J9B1 制造商:STMicroelectronics 功能描述:
ST72T774S9T1 制造商:STMicroelectronics 功能描述:ST72T774S9T1 - Trays
ST730 制造商:IRF 制造商全称:International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version
ST7-30 制造商:SUPERWORLD 制造商全称:Superworld Electronics 功能描述:POWER TRANSFORMER