参数资料
型号: ST72T734J6B1
厂商: 意法半导体
元件分类: ADC
英文描述: 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
中文描述: 8位USB单片机的显示器,高达60K章检察官办公室,每1000内存,模数转换器,定时器,同步,材质单元,脉宽调制/的BRM,的H / W DDC的
文件页数: 125/144页
文件大小: 1280K
代理商: ST72T734J6B1
ST72774/ST727754/ST72734
81/144
USB INTERFACE (Cont’d)
PID REGISTER (PIDR)
Read only
Reset Value: xx00 0000 (x0h)
Bits 7:6 =TP3-TP2
Token PID bits 3 & 2.
USB token PIDs are encoded in four bits. TP3-TP2
correspond to the variable token PID bits 3 & 2.
Note: PID bits 1 & 0 have a fixed value of 01.
When a CTR interrupt occurs (see register ISTR)
the software should read the TP3 and TP2 bits to
retrieve the PID name of the token received.
The USB standard defines TP bits as:
Bit 5:0 Reserved. Forced by hardware to 0.
INTERRUPT STATUS REGISTER (ISTR)
Read / Write
Reset Value: 0000 0000 (00h)
When an interrupt occurs these bits are set by
hardware. Software must read them to determine
the interrupt type and clear them after servicing.
Note: These bits cannot be set by software.
Bit 7 = Reserved. Forced by hardware to 0.
Bit 6 = DOVR
DMA over/underrun.
This bit is set by hardware if the ST7 processor
can’t answer a DMA request in time.
0: No over/underrun detected
1: Over/underrun detected
Bit 5 = CTR
Correct Transfer. This bit is set by
hardware when a correct transfer operation is
performed. The type of transfer can be determined
by looking at bits TP3-TP2 in register PIDR. The
Endpoint on which the transfer was made is
identified by bits EP1-EP0 in register IDR.
0: No Correct Transfer detected
1: Correct Transfer detected
Note:A transfer where the device sent a NAK or STALL
handshake is considered not correct (the host only
sends ACK handshakes). A transfer is considered
correct if there are no errors in the PID and CRC
fields, if the DATA0/DATA1 PID is sent as expect-
ed, if there were no data overruns, bit stuffing or
framing errors.
Bit 4 = ERR
Error.
This bit is set by hardware whenever one of the
errors listed below has occurred:
0: No error detected
1: Timeout, CRC, bit stuffing or nonstandard
framing error detected
Bit 3 = IOVR
Interrupt overrun.
This bit is set when hardware tries to set ERR,
ESUSP or SOF before they have been cleared by
software.
0: No overrun detected
1: Overrun detected
Bit 2 = ESUSP
End suspend mode.
This bit is set by hardware when, during suspend
mode, activity is detected that wakes the USB
interface up from suspend mode.
This interrupt is serviced by a specific vector.
0: No End Suspend detected
1: End Suspend detected
Bit 1 = RESET
USB reset.
This bit is set by hardware when the USB reset
sequence is detected on the bus.
0: No USB reset signal detected
1: USB reset signal detected
Note: The DADDR, EP0RA, EP0RB, EP1RA, EP1RB,
EP2RA and EP2RB registers are reset by a USB
reset.
70
TP3
TP2
0000
00
TP3
TP2
PID Name
00
OUT
10
IN
1
SETUP
70
0
DOVR
CTR
ERR
IOVR
ESUSP
RESET
SOF
相关PDF资料
PDF描述
ST72T754J9B1 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
ST72T754S9T1 8-BIT USB MCU FOR MONITORS, WITH UP TO 60K OTP, 1K RAM, ADC, TIMER, SYNC, TMU, PWM/BRM, H/W DDC & I2C
ST733C08LFK2 1900 A, 800 V, SCR, TO-200AC
ST733C08LFK1L 1900 A, 800 V, SCR, TO-200AC
ST733C04LEK1 1900 A, 400 V, SCR, TO-200AC
相关代理商/技术参数
参数描述
ST72T754J9B1 制造商:STMicroelectronics 功能描述:
ST72T774J9B1 制造商:STMicroelectronics 功能描述:
ST72T774S9T1 制造商:STMicroelectronics 功能描述:ST72T774S9T1 - Trays
ST730 制造商:IRF 制造商全称:International Rectifier 功能描述:PHASE CONTROL THYRISTORS Hockey Puk Version
ST7-30 制造商:SUPERWORLD 制造商全称:Superworld Electronics 功能描述:POWER TRANSFORMER