- 您现在的位置：买卖IC网 > PDF目录69378 > ST7PL38F2MC/XXXE (STMICROELECTRONICS) 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20 PDF资料下载
参数资料
| 型号： | ST7PL38F2MC/XXXE |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20 |
| 封装： | 0.300 INCH, ROHS COMPLIANT, PLASTIC, SOP-20 |
| 文件页数： | 9/168页 |
| 文件大小： | 2955K |
| 代理商： | ST7PL38F2MC/XXXE |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页
Obsolete
Product(s)
- Obsolete
Product(s)
ST7L34, ST7L35, ST7L38, ST7L39
106/168
LINSCI
SERIAL COMMUNICATION INTERFACE (LIN Mode) (cont’d)
If LHE bit is set due to this error during Fields other
than LIN Synch Field or if LASE bit is reset then
the current received Header is discarded and the
SCI searches for a new Break Field.
Note on LIN Header Time-out Limit
According to the LIN specification, the maximum
length of a LIN Header which does not cause a
timeout
is
equal
to
1.4 * (34 + 1) = 49
TBIT_MASTER.
TBIT_MASTER refers to the master baud rate.
When checking this timeout, the slave node is de-
synchronized for the reception of the LIN Break
and Synch fields. Consequently, a margin must be
allowed, taking into account the worst case: This
occurs when the LIN identifier lasts exactly 10
TBIT_MASTER periods. In this case, the LIN Break
and Synch fields last 49 - 10 = 39TBIT_MASTER pe-
riods.
Assuming the slave measures these first 39 bits
with a desynchronized clock of 15.5%. This leads
to a maximum allowed Header Length of:
39 x (1/0.845) TBIT_MASTER + 10TBIT_MASTER
= 56.15 TBIT_SLAVE
A margin is provided so that the time-out occurs
when the header length is greater than 57
TBIT_SLAVE periods. If it is less than or equal to 57
TBIT_SLAVE periods, then no timeout occurs.
LIN Header Length
Even if no timeout occurs on the LIN Header, it is
possible to have access to the effective LIN head-
er Length (THEADER) through the LHL register.
This allows monitoring at software level the
TFRAME_MAX condition given by the LIN protocol.
This feature is only available when LHDM bit = 1
or when LASE bit = 1.
Mute Mode and Errors
In mute mode when LHDM bit = 1, if an LHE error
occurs during the analysis of the LIN Synch Field
or if a LIN Header Time-out occurs then the LHE
bit is set but it does not wake up from mute mode.
In this case, the current header analysis is discard-
ed. If needed, the software has to reset LSF bit.
Then the SCI searches for a new LIN header.
In mute mode, if a framing error occurs on a data
(which is not a break), it is discarded and the FE bit
is not set.
When LHDM bit = 1, any LIN header which re-
spects the following conditions causes a wake-up
from mute mode:
- A valid LIN Break Field (at least 11 dominant bits
followed by a recessive bit)
- A valid LIN Synch Field (without deviation error)
- A LIN Identifier Field without framing error. Note
that a LIN parity error on the LIN Identifier Field
does not prevent wake-up from mute mode.
- No LIN Header Time-out should occur during
Header reception.
Figure 61. LIN Synch Field Measurement
LIN Synch Break
Extra
‘1’
Bit0
Bit1
Bit2
Bit3
Bit4
Bit5
Bit6
Bit7
Start
Bit
Stop
Bit
Next
Start
Bit
LIN Synch Field
Measurement = 8.TBR = SM.TCPU
LPR(n)
LPR(n+1)
LPR = TBR / (16.TCPU) = Rounding (SM / 128)
TCPU = CPU period
TBR = Baud Rate period
TBR
TBR = 16.LP.TCPU
SM = Synch Measurement Register (15 bits)
相关PDF资料 |
PDF描述 |
|---|---|
| ST7PL38F2UCXXXRE | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, QCC20 |
| ST7PL39F2MA/XXXE | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20 |
| ST7L38F2UC/XXXE | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, QCC20 |
| ST7FL38F2UATRE | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, QCC20 |
| ST7PL35F2MAXXXRE | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ST7PLITE02F0U6TR | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI |
| ST7PLITE02Y0B6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER WITH SINGLE VOLTAGE FLASH MEMORY, DATA EEPROM, ADC, TIMERS, SPI |
| ST7PLITE02Y0B6TR | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, timers, SPI |
| ST7PLITE02Y0M6 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, timers, SPI |
| ST7PLITE02Y0M6TR | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, timers, SPI |
发布紧急采购，3分钟左右您将得到回复。