- 您现在的位置：买卖IC网 > PDF目录199412 > TMX320LF2403AVFS (Texas Instruments, Inc.) DSP CONTROLLERS PDF资料下载
参数资料
| 型号： | TMX320LF2403AVFS |
| 厂商： | Texas Instruments, Inc. |
| 元件分类： | 数字信号处理 |
| 英文描述： | DSP CONTROLLERS |
| 中文描述： | DSP控制器 |
| 文件页数： | 96/134页 |
| 文件大小： | 1759K |
| 代理商： | TMX320LF2403AVFS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页当前第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页
TMS320LF2407A,TMS320LF2406A,TMS320LF2403A,TMS320LF2402A
TMS320LC2406A,TMS320LC2404A,TMS320LC2403A,TMS320LC2402A
DSP CONTROLLERS
SPRS145K JULY 2000 REVISED AUGUST 2005
64
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
external memory interface (LF2407A)
The TMS320LF2407A can address up to 64K
× 16 words of memory (or registers) in each of the program, data,
and I/O spaces. On-chip memory, when enabled, occupies some of this off-chip range.
The CPU of the TMS320LF2407A schedules a program fetch, data read, and data write on the same machine
cycle. This is because from on-chip memory, the CPU can execute all three of these operations in the same
cycle. However, the external interface multiplexes the internal buses to one address bus and one data bus. The
external interface sequences these operations to complete first the data write, then the data read, and finally
the program read.
The LF2407A supports a wide range of system interfacing requirements. Program, data, and I/O address
spaces provide interface to memory and I/O, thereby maximizing system throughput. The full 16-bit address
and data buses, along with the PS, DS, and IS space-select signals, allow addressing of 64K 16-bit words in
program, data, and I/O space. Since on-chip peripheral registers occupy positions of data-memory space
(70007FFF), the externally addressable data-memory space is 32K 16-bit words (8000FFFF). Note that the
global memory space of the C2xx core is not used for 240xA DSP devices. Therefore, the global memory
allocation register (GREG) is reserved for all these devices.
Input/output (I/O) design is simplified by having I/O space treated the same way as memory. I/O devices are
accessed in the I/O address space using the processor’s external address and data buses in the same manner
as memory-mapped devices.
The LF2407A external parallel interface provides various control signals to facilitate interfacing to the device.
The R/W output signal is provided to indicate whether the current cycle is a read or a write. The STRB output
signal provides a timing reference for all external cycles. For convenience, the device also provides the RD and
the WE output signals, which indicate a read cycle and a write cycle, respectively, along with timing information
for those cycles. The availability of these signals minimizes external gating necessary for interfacing external
devices to the LF2407A.
The 2407A provides RD and W/R signals to help the zero-wait-state external memory interface. At higher
CLKOUT speeds, RD may not meet the slow memory device’s timing. In such instances, the W/R signal could
be used as an alternative signal with some tradeoffs. See the timing parameters for details.
The TMS320LF2407A supports zero-wait-state reads on the external interface. However, to avoid bus conflicts,
writes take two cycles. This allows the TMS320LF2407A to buffer the transition of the data bus from input to
output (or from output to input) by a half cycle. In most systems, the TMS320LF2407A ratio of reads to writes
is significantly large to minimize the overhead of the extra cycle on writes.
wait-state generation (LF2407A only)
Wait-state generation is incorporated in the LF2407A without any external hardware for interfacing the LF2407A
with slower off-chip memory and I/O devices. Adding wait states lengthens the time the CPU waits for external
memory or an external I/O port to respond when the CPU reads from or writes to that external memory or I/O
port. Specifically, the CPU waits one extra cycle (one CLKOUT cycle) for every wait state. The wait states
operate on CLKOUT cycle boundaries.
To avoid bus conflicts, writes from the LF2407A always take at least two CLKOUT cycles. The LF2407A offers
two options for generating wait states:
D READY Signal. With the READY signal, you can externally generate any number of wait states. The READY
pin has no effect on accesses to internal memory.
D On-Chip Wait-State Generator. With this generator, you can generate zero to seven wait states.
相关PDF资料 |
PDF描述 |
|---|---|
| TMX320LF2404APAGA | DSP CONTROLLERS |
| TMX320LF2404APAGS | DSP CONTROLLERS |
| TMX320LF2404APGA | DSP CONTROLLERS |
| TMX320LF2404APGEA | DSP CONTROLLERS |
| TMX320LF2404APGES | DSP CONTROLLERS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMX320LF2404APAGA | 制造商:TI 制造商全称:Texas Instruments 功能描述:DSP CONTROLLERS |
| TMX320LF2404APAGS | 制造商:TI 制造商全称:Texas Instruments 功能描述:DSP CONTROLLERS |
| TMX320LF2404APGA | 制造商:TI 制造商全称:Texas Instruments 功能描述:DSP CONTROLLERS |
| TMX320LF2404APGEA | 制造商:TI 制造商全称:Texas Instruments 功能描述:DSP CONTROLLERS |
| TMX320LF2404APGES | 制造商:TI 制造商全称:Texas Instruments 功能描述:DSP CONTROLLERS |
发布紧急采购，3分钟左右您将得到回复。