- 您现在的位置：买卖IC网 > PDF目录199479 > TSB43AA82GGW (TEXAS INSTRUMENTS INC) 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176 PDF资料下载
参数资料
| 型号： | TSB43AA82GGW |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176 |
| 封装： | PLASTIC, BGA-176 |
| 文件页数： | 107/146页 |
| 文件大小： | 770K |
| 代理商： | TSB43AA82GGW |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页当前第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页
337
3.4.47.1 DRx Header Register 0 at E8h
BITS
ACRONYM
DIR
DESCRIPTION
03
STAT
R/O
DRF packetizer transaction complete state. STAT is the state of a completed DRF transaction.
03
STAT
R/O
0h
The request block transaction from the DRF was completed successfully.
1h
An ack_pending was received and the transaction is a split transaction.
2h
The acknowledgement (except ack_complete, ack_busy_X, and ack_pending) was returned in
response to the request packet.
3h
Reserved
4h
The transaction was stopped because of a page table fetch problem.
5h-6h
Reserved
7h
The request packet was transmitted Retry_Limit times.
8h-9h
Reserved
Ah
The response packet was received but rCode is not complete.
Bh
The response packet was not received in Split_Time.
Ch
The request packet was not sent because of a bus reset.
Dh
The request packet was removed because of RstTr or DTFClr at 90h.
Eh-Fh
Reserved
47
RESP
R/O
Specified status response received
810
Reserved
N/A
Reserved
11
AckErr
R/O
Ack error. Specifies whether the last ack received for the packet transmitted from DTF has any errors.
When the received ack has a parity error or length error, AckErr is set to 1. When the ack has no error or an
ack has not been received, AckErr is set to 0.
1215
Ack
R/O
Specified ack code received
1619
PSTAT
R/O
Specified page status code received. Refer to STAT for status.
2023
PRESP
R/O
Specified page status response received
2426
Reserved
N/A
Reserved
27
PAckErr
R/O
Page table ack error. Specifies whether the last ack received for the page table request has any errors.
When the received ack had a parity error or length error, PAckErr is set to 1. When the ack has no error or
an ack has not been received yet, PAckErr is set to 0.
2831
PAck
R/O
Specified page ack code received.
3.4.47.2 DRx Header Register 1 at ECh
BITS
ACRONYM
DIR
DESCRIPTION
015
DRx page number
R/O
DRx page number. Specifies the current page number used during packetization. It is incremented by one
each time the packetizer fetches a new page table. This number is set to 0 when the packetizer starts from
an initial state.
1631
Reserved
N/A
Reserved
3.4.47.3 DRx Header Register 2 at F0h
BITS
ACRONYM
DIR
DESCRIPTION
015
DRx page length
R/O
(Note)
DRx page length. Specifies the current page table value used during the current packetization.
1631
DRx page table hi
R/O
(Note)
DRx page table high. Specifies the current page table address used during the current packetization.
NOTE: R/W when DTPktz = 0
3.4.47.4 DRx Header Register 3 at F4h
BITS
ACRONYM
DIR
DESCRIPTION
031
DRx page table lo
R/O
DRx page table low. Specifies the current page table address used during current packetization.
相关PDF资料 |
PDF描述 |
|---|---|
| TSB43DA42GHCR | PCI BUS CONTROLLER, PBGA196 |
| TSB500SK02 | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| TSB500SK10MDS | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| TSB5000331DS | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| TSB5000831 | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSB43AA82GHH | 制造商:Texas Instruments 功能描述: |
| TSB43AA82I | 制造商:TI 制造商全称:Texas Instruments 功能描述:1394 INTEGRATED PHY AND LINK LAYER CONTROLLER |
| TSB43AA82IGGW | 功能描述:1394 接口集成电路 2Port Hi Perf Integ Phy&Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB43AA82PGE | 功能描述:1394 接口集成电路 2Port Hi Perf Integ Phy&Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
| TSB43AA82PGEG4 | 功能描述:1394 接口集成电路 2Port Hi Per Int Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。