收藏本站
参数资料
型号： TSB43AA82GGW
厂商： TEXAS INSTRUMENTS INC
元件分类： 微控制器/微处理器
英文描述： 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176
封装： PLASTIC, BGA-176
文件页数： 112/146页
文件大小： 770K
代理商： TSB43AA82GGW
42
4.2
Asynchronous Command Transmit and Receive Data Formats
Asynchronous command transmit and receive refers to the use of the asynchronous command FIFO
(ATF/ARF/MTQ/MRF/CTQ/CRF) interface.
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
70h
Write_First
74h
Write_Continue
78h
Write_Update
7Ch
80h
ARFRead
84h
MRFRead
88h
CRFRead
0
1
2
3
4
5
6
7
8
9
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Packet transmission is accessed through the write-first, write-continue and write-update registers at 70h78h. Packet
reception is accessed through the ARFRead, MRFRead, and CRFRead at 80h88h. The tLabel and the tCode
attached to a packet direct each request and response packet to the appropriate FIFO, the ATF, MTQ, or CTQ. A
response packet has the same tLabel as its request packet. With this rule, TSB43AA82 assigns the response packet
from the initiator to the appropriate receive FIFO, the ARF, MRF, or CRF.
4.2.1
tLabel/tCode Management for Packet Transmission
The table below lists the tLabel and tCode combinations that determine which transmit FIFO (ATF, MTQ, CTQ) is used
and the corresponding receive FIFO (ARF, MRF, CRF).
Combinations other than the following are not recommended.
PACKET INPUT THROUGH 70h to 78h
FIFOs
tLabel
tCode
Transmit FIFO
Receive FIFO
xx_xxxx
Any response packet
ATF
No response
00_0000 - 00_1110
Any request packet
ATF
ARF
10_00xx
Block read request (see Note 1)
MTQ
MRF
11_00xx
Block read request (see Note 2)
CTQ
CRF
11_1xxx
Block write request (see Note 3)
ATF
ARF (see Note 4)
NOTES:
1. The host performs a management ORB fetch.
2. The host performs a command block ORB fetch.
3. An unsolicited status block transaction to the initiator. When USTIEn at 50h is 1 UnStEn
is automatically cleared.
4. When a unified transaction is used in the write request, a response packet is not
received.
4.2.2
Reserved tLabel
The TSB43AA82 reserves the following specified tLabel and tCode combinations for the automated page table,
management ORB, and command ORB fetching. These should not be used when creating packets from the host.
TRANSMISSION FOR INTERNAL TRANSACTION
FIFO COMBINATION
tLabel
tCode
Transmit FIFO
Receive FIFO
01_xxxx
All request (see Note 5)
DTF
DRF
10_1000
Block read request (see Note 6)
MTQ
MRF
11_1xxx
Block read request (see Note 7)
CTQ
CRF
NOTES:
5. Data transmission by DMA
6. Management ORB auto fetch
7. Command block ORB auto fetch
相关PDF资料
PDF描述
TSB43DA42GHCR PCI BUS CONTROLLER, PBGA196
TSB500SK02 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB500SK10MDS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB5000331DS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB5000831 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
相关代理商/技术参数
参数描述
TSB43AA82GHH 制造商:Texas Instruments 功能描述:
TSB43AA82I 制造商:TI 制造商全称:Texas Instruments 功能描述:1394 INTEGRATED PHY AND LINK LAYER CONTROLLER
TSB43AA82IGGW 功能描述:1394 接口集成电路 2Port Hi Perf Integ Phy&Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB43AA82PGE 功能描述:1394 接口集成电路 2Port Hi Perf Integ Phy&Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB43AA82PGEG4 功能描述:1394 接口集成电路 2Port Hi Per Int Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*