参数资料
型号: TSB43AA82GGW
厂商: TEXAS INSTRUMENTS INC
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176
封装: PLASTIC, BGA-176
文件页数: 139/146页
文件大小: 770K
代理商: TSB43AA82GGW
710
7.3.2.5 Status Block Transmission
After the completion of an ORB command transaction, the target may need to transmit a status block. The status block
is sent with the ATF.
7.3.2.6 Reconnection Process
A 1394 bus reset clears all FIFOs and agents. CAg(n)Vld in the ORB fetch control register (44h) for the command
agent is cleared also. Any request to the command block agent register is rejected and responded to with an error.
(The requests should not be made before reconnection.)
The initiator starts the reconnection process after a bus reset. Reconnection is the same process as LOGIN. The host
needs to check EUI-64 to confirm reconnection feasibility. Refer to the SBP-2 standard for details.
If confirmed, the host sets CAg(n)Vld and restarts receiving requests to the command block agent register.
7.3.2.7 Unsolicited Status Transmission Process
When the initiator can receive an unsolicited status, the target, if necessary, can transmit an unsolicited status. The
initiator notifies the target that an unsolicited status is receivable by transmitting a quadlet write request to
UNSOLICITED_STATUS_ENABLE on the command block agent register.
When the target receives a quadlet write request for UNSOLICITED_STATUS_ENABLE from the initiator, UnStEn(n)
in the agent status register (5Ch) is set. If necessary, the host transmits unsolicited status with the ATF. If the host
transmits this with a six bit tLabel that is defined as 111 + AgtNmb (2 bits) + X, where X is 0 or 1 (UnStIEn at 50h = 1),
UnStEn(n) is cleared at the completion of transmission. Clearing USTlEn in the agent control register (50h) before
transmitting unsolicited status with the defined tLabel prevents UnSrEn(n) from being cleared. Figure 77 shows a
typical UNSOLICITED_STATUS_ENABLE.
Quadlet Write Request
COAF_Agent
No Packet in CRF
Notify That
UNSOLICITED_STATUS_ENABLE
Is Ready to Be Received.
Target
Initiator
UNSOLICITED_STATUS_ENABLE Register
UNSOLICITED_STATUS_ENABLE
Status_FIFO
Host and ATF
tLabel = 111xxx
Host Needs to Send
UNSOLICITED_STATUS_ENABLE
Figure 77. UNSOLICITED_STATUS_ENABLE
相关PDF资料
PDF描述
TSB43DA42GHCR PCI BUS CONTROLLER, PBGA196
TSB500SK02 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB500SK10MDS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB5000331DS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB5000831 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
相关代理商/技术参数
参数描述
TSB43AA82GHH 制造商:Texas Instruments 功能描述:
TSB43AA82I 制造商:TI 制造商全称:Texas Instruments 功能描述:1394 INTEGRATED PHY AND LINK LAYER CONTROLLER
TSB43AA82IGGW 功能描述:1394 接口集成电路 2Port Hi Perf Integ Phy&Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB43AA82PGE 功能描述:1394 接口集成电路 2Port Hi Perf Integ Phy&Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB43AA82PGEG4 功能描述:1394 接口集成电路 2Port Hi Per Int Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray