参数资料
型号: TSB43AA82GGW
厂商: TEXAS INSTRUMENTS INC
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176
封装: PLASTIC, BGA-176
文件页数: 109/146页
文件大小: 770K
代理商: TSB43AA82GGW
339
BITS
DESCRIPTION
DIR
ACRONYM
19
LogFull
R/O
Log full. When LogFull is 1, the LOG is full.
2031
LogThere
/
ROMAddr
R/O
//
R/W
Log available flag/address of configuration ROM. When XLOG is set to 1, LogThere/ROMAddr is in
ROMAddr mode. ROMAddr is the address accessed by the host in configuration ROM. The last two bits
are 00 to ensure quadlet access. When XLOG is set to 0, LogThere/ROMAddr is LogThere. LOG has
space available for LogThere quadlets.
3.4.48.2 Log/ROM Data Register—XLOG (bit 16 at F8h) = 1
BITS
ACRONYM
DIR
DESCRIPTION
0
DTFSt
R/W
DTF status block access mode. When DTFSt is set to 1, the Adder field in this register, the FCh address,
and data access are for the DTF status block.
1
DRFSt
R/W
DRF status block access mode. When DRFSt is set to 1, the Adder field in this register, the FCh address,
and data access are for the DRF status block.
215
Reserved
N/A
Reserved
16
XLOG
R/W
Select LOG data or ConfigROM data. When XLOG is set to 1, the data read from the log/ROM data register
(FCh) is ConfigROM data. When XLOG is set to 0, the data read from the log/ROM data register (FCh ) is
LOG data.
17
ROMValid
R/W
Configuration ROM valid. When ROMValid is set to 1, the data in configuration ROM is valid. The receiver
returns ack_pending for all quadlet read requests addressed to this configuration ROM and the respective
quadlet read response packets are transmitted automatically. When ROMValid is set to 0, the data in the
configuration ROM is invalid. The receiver returns ack_tardy for all quadlet read requests addressed to
this configuration ROM.
1819
Reserved
R/O
Reserved
2031
Adder
R/W
Address for DTF/DRF status block and ConfigROM write/read.
3.4.49 Log ROM Data Register at FCh
This register defaults to 0 and is unaffected by a bus reset.
BITS
ACRONYM
DIR
DESCRIPTION
031
LogRead/ROMAccess
R/W
LOG data read access register/configuration ROM data read access register. See the following table.
This register defaults to 0h and is unaffected by a bus reset.
XLOG
DTFSt
DRFst
LogRead/ROMAccess field
0
X
LogRead access
1
0
Config ROM access
1
0
DTF status block access
1
0
1
DRF status block access
1
NA
NOTE: Do not access (read/write) data exceeding input packet quantities.
相关PDF资料
PDF描述
TSB43DA42GHCR PCI BUS CONTROLLER, PBGA196
TSB500SK02 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB500SK10MDS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB5000331DS 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
TSB5000831 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK
相关代理商/技术参数
参数描述
TSB43AA82GHH 制造商:Texas Instruments 功能描述:
TSB43AA82I 制造商:TI 制造商全称:Texas Instruments 功能描述:1394 INTEGRATED PHY AND LINK LAYER CONTROLLER
TSB43AA82IGGW 功能描述:1394 接口集成电路 2Port Hi Perf Integ Phy&Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB43AA82PGE 功能描述:1394 接口集成电路 2Port Hi Perf Integ Phy&Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray
TSB43AA82PGEG4 功能描述:1394 接口集成电路 2Port Hi Per Int Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 类型:Link Layer Controller 工作电源电压: 封装 / 箱体:LQFP 封装:Tray