- 您现在的位置：买卖IC网 > PDF目录202172 > V59C1512164QALP37I (PROMOS TECHNOLOGIES INC) 32M X 16 DDR DRAM, PBGA92 PDF资料下载
参数资料
| 型号： | V59C1512164QALP37I |
| 厂商： | PROMOS TECHNOLOGIES INC |
| 元件分类： | DRAM |
| 英文描述： | 32M X 16 DDR DRAM, PBGA92 |
| 封装： | GREEN, FBGA-92 |
| 文件页数： | 51/79页 |
| 文件大小： | 1028K |
| 代理商： | V59C1512164QALP37I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页当前第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
55
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
Self Refresh Exit
L
H
HX
X
1,7,8
LH
H
Single Bank Precharge
H
L
H
L
BA
X
L
X
1,2
Precharge all Banks
H
L
H
L
X
H
X
1
Bank Activate
H
L
H
BA
Row Address
1,2
Write
H
L
H
L
BA
Column
L
Column
1,2,3,
Write with Auto Precharge
H
L
H
L
BA
Column
H
Column
1,2,3,
Read
H
L
H
L
H
BA
Column
L
Column
1,2,3
Read with Auto-Precharge
H
L
H
L
H
BA
Column
H
Column
1,2,3
No Operation
H
X
L
H
X
1
Device Deselect
H
X
H
X
1
Power Down Entry
H
L
HX
X
XX
X
1,4
LH
H
Power Down Exit
L
H
HX
X
XX
X
1,4
LH
H
NOTE 1
All DDR2 SDRAM commands are defined by states of CS, RAS, CAS , WE and CKE at the rising edge of the clock.
NOTE 2
Bank addresses BA0, BA1, BA2 (BA) determine which bank is to be operated upon. For (E)MRS BA selects an
(Extended) Mode Register.
NOTE 3
Burst reads or writes at BL=4 cannot be terminated or interrupted. See sections "Reads interrupted by a Read" and
"Writes interrupted by a Write" in section 2.6 for details.
NOTE 4
The Power Down Mode does not perform any refresh operations. The duration of Power Down is therefore limited by the
refresh requirements outlined in section 2.9.
NOTE 5
The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
See section 2.4.4.
NOTE 6
“X” means “H or L (but a defined logic level)”
NOTE 7
Self refresh exit is asynchronous.
NOTE 8
VREF must be maintained during Self Refresh operation.
NOTE 9
BAx and Axx refers to the MSBs of bank addresses and addresses, respectively, per device density.
Function
CKE
CS
RAS
CAS
WE
BA0
-
BAx9
Axx9-A11 A10
A9 - A0
Notes
Previous
Cycle
Current
Cycle
Command Truth Table
(Extended) Mode Register Set
H
L
BA
OP Code
1,2
Refresh (REF)
H
L
H
X
1
Self Refresh Entry
H
L
H
X
1,8
相关PDF资料 |
PDF描述 |
|---|---|
| V59C1512164QAUJ5I | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512164QAUP19AH | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512168QALP25E | 32M X 16 DDR DRAM, BGA92 |
| V59C1512168QAUF37I | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512168QAUJ19H | 32M X 16 DDR DRAM, PBGA92 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| V59C1512164QDJ25 | 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 400MHz, Green Part 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 400MHz, Green Part |
| V59C1512164QDJ25A | 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 800MHz, Green Part, CL6 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 800MHz, Green Part, CL6 |
| V59C1512164QDJ25I | 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part, 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part, |
| V59C1512164QDJ3 | 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part |
| V59C1512164QDJ3I | 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part, 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part, |
发布紧急采购，3分钟左右您将得到回复。