参数资料
型号: V59C1512164QALP37I
厂商: PROMOS TECHNOLOGIES INC
元件分类: DRAM
英文描述: 32M X 16 DDR DRAM, PBGA92
封装: GREEN, FBGA-92
文件页数: 7/79页
文件大小: 1028K
代理商: V59C1512164QALP37I
15
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
Extended Mode Register Set for OCD impedance adjustment
OCD impedance adjustment can be done using the following EMRS mode. In drive mode all outputs are
driven out by DDR2 SDRAM and drive of RDQS is dependent on EMRS bit enabling RDQS operation. In
Drive(1) mode, all DQ, DQS (and RDQS) signals are driven high and all DQS (and RDQS) signals are driven
low. In Drive(0) mode, all DQ, DQS (and RDQS) signals are driven low and all DQS (and RDQS) signals are
driven high. In adjust mode, BL = 4 of operation code data must be used. In case of OCD calibration default,
output driver characteristics have a nominal impedance value of 18 Ohms during nominal temperature and
voltage conditions. Output driver characteristics for OCD calibration default are specified in the following
table. OCD applies only to normal full strength output drive setting defined by EMRS and if half strength is
set, OCD default driver characteristics are not applicable. When OCD calibration adjust mode is used, OCD
default output driver characteristics are not applicable. After OCD calibration is completed or driver strength is
set to default, subsequent EMRS commands not intended to adjust OCD characteristics must specify A7~A9
as ’000’ in order to maintain the default or calibrated value.
Off- Chip-Driver program
A9
A8
A7
Operation
0
OCD calibration mode exit
0
1
Drive(1) DQ, DQS, (RDQS) high and DQS, (RDQS) low
0
1
0
Drive(0) DQ, DQS, (RDQS) low and DQS, (RDQS) high
1
0
Adjust mode
1
OCD calibration default
OCD impedance adjust
To adjust output driver impedance, controllers must issue the ADJUST EMRS command along with a 4 bit
burst code to DDR2 SDRAM as in the following table. For this operation, Burst Length has to be set to BL = 4
via MRS command before activating OCD and controllers must drive the burst code to all DQs at the same
time. DT0 is the table means all DQ bits at bit time 0, DT1 at bit time 1, and so forth. The driver output imped-
ance is adjusted for all DDR2 SDRAM DQs simultaneously and after OCD calibration, all DQs of a given
DDR2 SDRAM will be adjusted to the same driver strength setting. The maximum step count for adjustment
is 8 and when the limit is reached, further increment or decrement code has no effect. The default setting may
be any step within the 8 step range.
相关PDF资料
PDF描述
V59C1512164QAUJ5I 32M X 16 DDR DRAM, PBGA92
V59C1512164QAUP19AH 32M X 16 DDR DRAM, PBGA92
V59C1512168QALP25E 32M X 16 DDR DRAM, BGA92
V59C1512168QAUF37I 32M X 16 DDR DRAM, PBGA92
V59C1512168QAUJ19H 32M X 16 DDR DRAM, PBGA92
相关代理商/技术参数
参数描述
V59C1512164QDJ25 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 400MHz, Green Part 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 400MHz, Green Part
V59C1512164QDJ25A 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 800MHz, Green Part, CL6 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 800MHz, Green Part, CL6
V59C1512164QDJ25I 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part, 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part,
V59C1512164QDJ3 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part
V59C1512164QDJ3I 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part, 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part,