- 您现在的位置：买卖IC网 > PDF目录202172 > V59C1512164QALP37I (PROMOS TECHNOLOGIES INC) 32M X 16 DDR DRAM, PBGA92 PDF资料下载
参数资料
| 型号： | V59C1512164QALP37I |
| 厂商： | PROMOS TECHNOLOGIES INC |
| 元件分类： | DRAM |
| 英文描述： | 32M X 16 DDR DRAM, PBGA92 |
| 封装： | GREEN, FBGA-92 |
| 文件页数： | 56/79页 |
| 文件大小： | 1028K |
| 代理商： | V59C1512164QALP37I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页当前第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页
6
V59C1G01(408/808/168)QA Rev. 1.3 June 2008
ProMOS TECHNOLOGIES
V59C1G01(408/808/168)QA
Signal Pin Description
Pin
Type
Function
CK
Input
The system clock input. All inputs except DQs and DMs are sampled on the rising edge of CK.
CKE
Input
Activates the CK signal when high and deactivates the CK signal when low, thereby initiates either the
Power Down mode, or the Self Refresh mode.
CS
Input
CS enables the command decoder when low and disables the command decoder when high. When
the command decoder is disabled, new commands are ignored but previous operations continue.
RAS, CAS WE
Input
When sampled at the positive rising edge of the clock, CAS, RAS, and WE define the command to be
executed by the SDRAM.
A0 - A13
Input
During a Bank Activate command cycle, A0-A13 defines the row address (RA0-RA13) when sampled
at the rising clock edge for x4 and x8 and A0-A12 row address for x16 device.
During a Read or Write command cycle, A0-An defines the column address (CA0-CAn) when sampled
at the rising clock edge.CAn depends on the SDRAM organization:
128M x 4 DDR CAn = CA9, A11
64M x 8 DDR CAn = CA9
32M x 16 DDR CAn = CA9
In addition to the column address, A10(=AP) is used to invoke autoprecharge operation at the end of
the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1, BA2 defines the
bank to be precharged. If A10 is low, autoprecharge is disabled.
During a Precharge command cycle, A10(=AP) is used in conjunction with BA0, BA1and BA2 to control
which bank(s) to precharge. If A10 is high, all eight banks will be precharged simultaneously regardless
of state of BA0 , BA1 and BA2.
BA0-BA2
Input
Selects which bank is to be active.
DQx
LDQx,UDQx
Input/
Output
Data Input/Output pins operate in the same manner as on conventional DRAMs.
DQ0-DQ3 for x4 component, DQ0-DQ7 for x8 component and LDQ0-LDQ7 ,
UDQ0-UDQ7 for x16 component.
DQS,(DQS)
LDQS,(LDQS)
UDQS,(UDQS)
RDQS,(RDQS)
Input/
Output
Data Strobe, output with read data, input with write data. Edge-aligned with read data, centered in write
data. For the x16 component, LDQS corresponds to the data on LDQ0-LDQ7; UDQS coresponds to
the data on UDQ0-UDQ7. For the x8, an RDQS option using DM pin can be enabled via the EMRS(1)
to simplify read timing. The data strobes DQS, LDQS, UDQS, and RDQS may be used in single ended
mode or paired with optional complimentary signals DQS, LDQS, UDQS, and RDQS to provide differ-
ential pair signaling to the system during both reads and writes. AN EMRS(1) control bit enables or dis-
ables all complementary data strobe signals.
DM,
LDM,UDM
Input
In Write mode, DM operates as a word mask by allowing input data to be written if it is low but blocks
the write operation if is high for x 16 LDM corresponds to data on LDQ0-LDQ7, UDM corresponds to
data on UDQ0-UDQ7.
VDD,VSS
Supply
Power and ground for the input buffers and the core logic.
VDDQ VSSQ
Supply
Isolated power supply and ground for the output buffers to provide improved noise
immunity. 1.8V +/- 0.1V
VREF
Input
SSTL Reference Voltage for Inputs
VDDLQ VSSDL
Supply
Isolated power supply and ground for the DLL to provide improved noise
immunity. 1.8V +/- 0.1V
ODT
Input
On Die Termination Enable. It enables termination resistance internal to the DRAM. ODT is applied to
each DQ, DQS, DQS and DM signals for x4 component and DQ, DQS, DQS, RDQS, RDQS and DM
for the x8 component. For x16 configuration ODT is applied to each DQ, UDQS/UDQS, LDQS/LDQS,
UDM and LDM signal. ODT will be ignored if EMRS disable the function.
RFU
Reserved for future use
相关PDF资料 |
PDF描述 |
|---|---|
| V59C1512164QAUJ5I | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512164QAUP19AH | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512168QALP25E | 32M X 16 DDR DRAM, BGA92 |
| V59C1512168QAUF37I | 32M X 16 DDR DRAM, PBGA92 |
| V59C1512168QAUJ19H | 32M X 16 DDR DRAM, PBGA92 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| V59C1512164QDJ25 | 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 400MHz, Green Part 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 400MHz, Green Part |
| V59C1512164QDJ25A | 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 800MHz, Green Part, CL6 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 800MHz, Green Part, CL6 |
| V59C1512164QDJ25I | 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part, 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part, |
| V59C1512164QDJ3 | 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part |
| V59C1512164QDJ3I | 制造商:ProMOS 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part, 制造商:ProMOS Technologies INC. 功能描述:32M*16 DDRII, 1.8V, BGA, 333MHz, Green Part, |
发布紧急采购，3分钟左右您将得到回复。