参数资料
型号: W947D6HBHX5E
厂商: Winbond Electronics
文件页数: 10/60页
文件大小: 0K
描述: IC LPDDR SDRAM 128MBIT 60VFBGA
标准包装: 312
格式 - 存储器: RAM
存储器类型: 移动 LPDDR SDRAM
存储容量: 128M(8Mx16)
速度: 200MHz
接口: 并联
电源电压: 1.7 V ~ 1.95 V
工作温度: -25°C ~ 85°C
封装/外壳: 60-TFBGA
供应商设备封装: 60-VFBGA(8x9)
包装: 托盘
W947D6HB / W947D2HB
128Mb Mobile LPDDR
6. FUNCTION DESCRIPTION
6.1 Initialization
LPDDR SDRAM must be powered up and initialized in a predefined manner. Operations procedures other than
those specified may result in undefined operation. If there is any interruption to the device power, the initialization
routine should be followed. The steps to be followed for device initialization are listed below.
The Mode Register and Extended Mode Register do not have default values. If they are not programmed during the
initialization sequence, it may lead to unspecified operation. The clock stop feature is not available until the device
has been properly initialized from Step 1 through 11.
?
?
?
?
?
?
?
?
?
?
?
Step 1: Provide power, the device core power (VDD) and the device I/O power (VDDQ) must be brought up
simultaneously to prevent device latch-up. Although not required, it is recommended that VDD and VDDQ
are from the same power source. Also Assert and hold Clock Enable (CKE) to a LVCMOS logic high level
Step 2: Once the system has established consistent device power and CKE is driven high, it is safe to apply
stable clock.
Step 3: There must be at least 200 μ s of valid clocks before any command may be given to the DRAM. During this
time NOP or DESELECT commands must be issued on the command bus.
Step 4: Issue a PRECHARGE ALL command.
Step 5: Provide NOPs or DESELECT commands for at least tRP time.
Step 6: Issue an AUTO REFRESH command followed by NOPs or DESELECT command for at least tRFC time.
Issue the second AUTO REFRESH command followed by NOPs or DESELECT command for at least
tRFC time. Note as part of the initialization sequence there must be two Auto Refresh commands issued.
The typical flow is to issue them at Step 6, but they may also be issued between steps 10 and 11.
Step 7: Using the MRS command, program the base mode register. Set the desired operation modes.
Step 8: Provide NOPs or DESELECT commands for at least tMRD time.
Step 9: Using the MRS command, program the extended mode register for the desired operating modes. Note the
order of the base and extended mode register programmed is not important.
Step 10: Provide NOP or DESELECT commands for at least tMRD time.
Step 11: The DRAM has been properly initialized and is ready for any valid command.
Publication Release Date:Jun,17, 2011
- 10 -
Revision A01-003
相关PDF资料
PDF描述
W25Q64DWZPIG IC FLASH SPI 64MBIT 8WSON
M1A3P400-FGG256I IC FPGA 1KB FLASH 400K 256-FBGA
M1A3P400-FG256I IC FPGA 1KB FLASH 400K 256-FBGA
EPF6024AQC208-2N IC FLEX 6000 FPGA 24K 208-PQFP
EPF6024AQC208-2 IC FLEX 6000 FPGA 24K 208-PQFP
相关代理商/技术参数
参数描述
W947D6HBHX5I 制造商:WINBOND 制造商全称:Winbond 功能描述:128Mb Mobile LPDDR
W947D6HBHX5I TR 制造商:Winbond Electronics Corp 功能描述:
W947D6HBHX6E 制造商:Winbond Electronics Corp 功能描述:IC LPDDR SDRAM 128MBIT 60VFBGA
W947D6HBHX6G 制造商:WINBOND 制造商全称:Winbond 功能描述:128Mb Mobile LPDDR
W948D2FB 制造商:WINBOND 制造商全称:Winbond 功能描述:256Mb Mobile LPDDR