- 您现在的位置：买卖IC网 > Datasheet目录369 > W949D2CBJX5E (Winbond Electronics)IC LPDDR SDRAM 512MBIT 90VFBGA Datasheet资料下载
参数资料
| 型号： | W949D2CBJX5E |
| 厂商： | Winbond Electronics |
| 文件页数： | 16/60页 |
| 文件大小： | 0K |
| 描述： | IC LPDDR SDRAM 512MBIT 90VFBGA |
| 标准包装： | 240 |
| 格式 - 存储器： | RAM |
| 存储器类型： | 移动 LPDDR SDRAM |
| 存储容量： | 512M（16M x 32） |
| 速度： | 200MHz |
| 接口： | 并联 |
| 电源电压： | 1.7 V ~ 1.95 V |
| 工作温度： | -25°C ~ 85°C |
| 封装/外壳： | 90-TFBGA |
| 供应商设备封装： | 90-VFBGA（8x13） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
W949D6CB / W949D2CB
512Mb Mobile LPDDR
6.6.1 Extended Mode Register Definition
BA1
BA0
An....A8 (1)
A7 ~ A5
A4
A3
A2
A1
A0
Address Bus
1
0
0 ( 2)
DS
Reserved
PASR
Extended Mode Reg.
A7
0
0
0
0
1
A6
0
0
1
1
0
A5
0
1
0
1
0
Drive Strength
Full Strength Driver
Half Strength Drive
Quarter Strength Driver
Octant Strength Driver
Three-Quarters Strength Driver
A2
0
0
0
0
A1
0
0
1
1
A0
0
1
0
1
PASR
All banks
1/2 array (BA1=0)
1/4 array (BA1=BA0=0)
Reserved
1
1
1
0
0
1
0
1
0
Reserved
Reserved
Reserved
NOTES:
1
1
1
Reserved
1.MSB depends on mobile DDR SDRAM density.
2.A logic 0 should be programmed to all unused / undefined bits to ensure future compatibility.
6.7 Status Register Read
Status Register Read (SRR) is an optional feature in JEDEC, and it is implemented in this device. With SRR, a
method is defined to read registers from the device. The encoding for an SRR command is the same as a MRS with
BA[1:0]=”01”. The address pins (A[n:0]) encode which register is to be read. Currently only one register is defined at
A[n:0]=0. The sequence to perform an SRR command is as follows:
?
?
?
?
?
?
?
All reads/writes must be completed
All banks must be closed
MRS with BA=01 is issued (SRR)
Wait tSRR
Read issued to any bank/page
CAS latency cycles later the device returns the registers data as it would a normal read
The next command to the device can be issued tSRC after the Read command was issued.
The burst length for the SRR read is always fixed to length 2.
Publication Release Date: Sep, 21, 2011
- 16 -
Revision A01-007
相关PDF资料 |
PDF描述 |
|---|---|
| W971GG6JB25I | IC DDR2 SDRAM 1GBIT 84WBGA |
| W971GG8JB-25 | IC DDR2 SDRAM 1GBIT 60WBGA |
| W9725G6IB-25 | IC DDR2-800 SDRAM 256MB 84-WBGA |
| W9725G6JB25I | IC DDR2 SDRAM 256MBIT 84WBGA |
| W9725G6KB-25I | IC DDR2 SDRAM 256MBIT 84WBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| W949D2CBJX5ETR | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ |
| W949D2CBJX5I | 制造商:Winbond Electronics Corp 功能描述:DRAM Chip Mobile LPDDR SDRAM 512M-Bit 16Mx32 1.8V 90-Pin VFBGA |
| W949D2CBJX5I TR | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 200MHZ, INDUST |
| W949D2CBJX6E | 制造商:Winbond Electronics Corp 功能描述:DRAM Chip Mobile LPDDR SDRAM 512M-Bit 16Mx32 1.8V 90-Pin VFBGA |
| W949D2CBJX6ETR | 制造商:Winbond Electronics Corp 功能描述:512M MDDR, X32, 166MHZ, 65NM |
发布紧急采购，3分钟左右您将得到回复。