- 您现在的位置：买卖IC网 > PDF目录11831 > XR16C2852IJTR-F (Exar Corporation)IC UART FIFO 128B 44PLCC PDF资料下载
参数资料
| 型号： | XR16C2852IJTR-F |
| 厂商： | Exar Corporation |
| 文件页数： | 48/51页 |
| 文件大小： | 0K |
| 描述： | IC UART FIFO 128B 44PLCC |
| 标准包装： | 500 |
| 特点： | * |
| 通道数： | 2，DUART |
| FIFO's： | 128 字节 |
| 规程： | RS232，RS485 |
| 电源电压： | 2.97 V ~ 5.5 V |
| 带自动流量控制功能： | 是 |
| 带IrDA 编码器/解码器： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LCC（J 形引线） |
| 供应商设备封装： | 44-PLCC（16.59x16.59） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页
XR16C2852
xr
2.97V TO 5.5V DUAL UART WITH 128-BYTE FIFOS
REV. 2.1.1
6
1.0 PRODUCT DESCRIPTION
The XR16C2852 (2852) integrates the functions of 2 enhanced 16C550 Universal Asynchrounous Receiver
and Transmitter (UART). Each UART is independently controlled having its own set of device configuration
registers. The configuration registers set is 16550 UART compatible for control, status and data transfer.
Additionally, each UART channel has 128-bytes of transmit and receive FIFOs, automatic RTS/CTS hardware
flow control with hysteresis control, automatic Xon/Xoff
and special character software flow control,
programmable transmit and receive FIFO trigger levels, FIFO level counters, infrared encoder and decoder
(IrDA ver 1.0), programmable baud rate generator with a prescaler of divide by 1 or 4, and data rate up to
3.125 Mbps. The XR16C2852 is a 5V and 3.3V device. The 2852 is fabricated with an advanced CMOS
process.
Enhanced Features
The 2852 DUART provides a solution that supports 128 bytes of transmit and receive FIFO memory, instead of
64 bytes provided in the XR16L2752 and 16 bytes in the ST16C2552. The 2852 is designed to work with high
performance data communication systems, that require fast data processing time. Increased performance is
realized in the 2852 by the larger transmit and receive FIFOs, FIFO trigger level control, FIFO level counters
and automatic flow control mechanism. This allows the external processor to handle more networking tasks
within a given time. For example, the ST16C2552 with a 16 byte FIFO, unloads 16 bytes of receive data in 1.53
ms (This example uses a character length of 11 bits, including start/stop bits at 115.2Kbps). This means the
external CPU will have to service the receive FIFO at 1.53 ms intervals. However with the 128 byte FIFO in the
2852, the data buffer will not require unloading/loading for 12.2 ms. This increases the service interval giving
the external CPU additional time for other applications and reducing the overall UART interrupt servicing time.
In addition, the programmable FIFO level trigger interrupt and automatic hardware/software flow control is
uniquely provided for maximum data throughput performance especially when operating in a multi-channel
system. The combination of the above greatly reduces the CPU’s bandwidth requirement, increases
performance, and reduces power consumption.
The 2852 supports a half-duplex output direction control signaling pin, RTS# A/B, to enable and disable the
external RS-485 transceiver operation. It automatically switches the logic state of the output pin to the receive
state after the last stop-bit of the last character has been shifted out of the transmitter. After receiving, the logic
state of the output pin switches back to the transmit state when a data byte is loaded in the transmitter. The
auto RS-485 direction control pin is not activated after reset. To activate the direction control function, user has
to set FCTR Bit-3 to “1”. This pin is normally high for receive state, low for transmit state.
Data Rate
The 2852 is capable of operation up to 3.125 Mbps at 5V with 16X internal sampling clock rate. The device
can operate with an external 24 MHz crystal on pins XTAL1 and XTAL2, or external clock source of up to 50
MHz on XTAL1 pin. With a typical crystal of 14.7456 MHz and through a software option, the user can set the
prescaler bit for data rates of up to 921.6 Kbps.
The rich feature set of the 2852 is available through the internal registers. Automatic hardware/software flow
control, selectable transmit and receive FIFO trigger levels, selectable TX and RX baud rates, infrared
encoder/decoder interface, modem interface controls, and a sleep mode are all standard features.
Following a power on reset or an external reset, the 2852 is software compatible with previous generation of
UARTs, 16C2552 and 16L2752.
相关PDF资料 |
PDF描述 |
|---|---|
| XR16C2850IJTR-F | IC UART FIFO 128B 44PLCC |
| XR16V554IV-F | IC UART FIFO 16B QUAD 64LQFP |
| VE-B5L-IW-F1 | CONVERTER MOD DC/DC 28V 100W |
| VE-B5L-IX-F4 | CONVERTER MOD DC/DC 28V 75W |
| VE-B5L-IX-F2 | CONVERTER MOD DC/DC 28V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR-16C450CJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UART |
| XR-16C450CP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UART |
| XR-16C452CJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UART |
| XR-16C550CJ | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UART |
| XR-16C550CP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:UART |
发布紧急采购，3分钟左右您将得到回复。