参数资料
型号: XR16C2852IJTR-F
厂商: Exar Corporation
文件页数: 51/51页
文件大小: 0K
描述: IC UART FIFO 128B 44PLCC
标准包装: 500
特点: *
通道数: 2,DUART
FIFO's: 128 字节
规程: RS232,RS485
电源电压: 2.97 V ~ 5.5 V
带自动流量控制功能:
带IrDA 编码器/解码器:
带故障启动位检测功能:
带调制解调器控制功能:
带CMOS:
安装类型: 表面贴装
封装/外壳: 44-LCC(J 形引线)
供应商设备封装: 44-PLCC(16.59x16.59)
包装: 带卷 (TR)
xr
XR16C2852
REV. 2.1.1
2.97V TO 5.5V DUAL UART WITH 128-BYTE FIFOS
9
2.8
INTA and INTB Ouputs
The INTA and INTB interrupt output changes according to the operating mode and enahnced features setup.
Table 3 and 4 summarize the operating behavior for the transmitter and receiver. Also see Figures 20
through 25.
2.9
Crystal Oscillator or External Clock Input
The 2852 includes an on-chip oscillator (XTAL1 and XTAL2) to produce a clock for both UART sections in the
device. The CPU data bus does not require this clock for bus operation. The crystal oscillator provides a
system clock to the Baud Rate Generators (BRG) section found in each of the UART. XTAL1 is the input to the
oscillator or external clock buffer input with XTAL2 pin being the output. For programming details, see
“Programmable Baud Rate Generator.”
TABLE 2: TXRDY# AND RXRDY# OUTPUTS IN FIFO AND DMA MODE
PINS
FCR BIT-0=0
(FIFO DISABLED)
FCR BIT-0=1 (FIFO ENABLED)
FCR BIT-3 = 0
(DMA MODE DISABLED)
FCR BIT-3 = 1
(DMA MODE ENABLED)
RXRDY# A/B
LOW = 1 byte
HIGH = no data
LOW = at least 1 byte in FIFO
HIGH = FIFO empty
HIGH to LOW transition when FIFO reaches the
trigger level, or timeout occurs.
LOW to HIGH transition when FIFO empties.
TXRDY# A/B
LOW = THR empty
HIGH = byte in THR
LOW = FIFO empty
HIGH = at least 1 byte in FIFO
LOW = FIFO has at least 1 empty location
HIGH = FIFO is full
TABLE 3: INTA AND INTB PINS OPERATION FOR TRANSMITTER
Auto RS485
Mode
FCR BIT-0 = 0
(FIFO DISABLED)
FCR BIT-0 = 1
(FIFO ENABLED)
INTA/B Pin
NO
LOW = a byte in THR
HIGH = THR empty
LOW = FIFO above trigger level
HIGH = FIFO below trigger level or FIFO empty
INTA/B Pin
YES
LOW = a byte in THR
HIGH = transmitter empty
LOW = FIFO above trigger level
HIGH = FIFO below trigger level or transmitter empty
TABLE 4: INTA AND INTB PIN OPERATION FOR RECEIVER
FCR BIT-0 = 0
(FIFO DISABLED)
FCR BIT-0 = 1
(FIFO ENABLED)
INTA/B Pin
LOW = no data
HIGH = 1 byte
LOW = FIFO below trigger level
HIGH = FIFO above trigger level
相关PDF资料
PDF描述
XR16C2850IJTR-F IC UART FIFO 128B 44PLCC
XR16V554IV-F IC UART FIFO 16B QUAD 64LQFP
VE-B5L-IW-F1 CONVERTER MOD DC/DC 28V 100W
VE-B5L-IX-F4 CONVERTER MOD DC/DC 28V 75W
VE-B5L-IX-F2 CONVERTER MOD DC/DC 28V 75W
相关代理商/技术参数
参数描述
XR-16C450CJ 制造商:未知厂家 制造商全称:未知厂家 功能描述:UART
XR-16C450CP 制造商:未知厂家 制造商全称:未知厂家 功能描述:UART
XR-16C452CJ 制造商:未知厂家 制造商全称:未知厂家 功能描述:UART
XR-16C550CJ 制造商:未知厂家 制造商全称:未知厂家 功能描述:UART
XR-16C550CP 制造商:未知厂家 制造商全称:未知厂家 功能描述:UART