参数资料
| 型号： | XRD98L63AIV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 14/41页 |
| 文件大小： | 0K |
| 描述： | IC CCD DIGITIZER 12BIT 48TQFP |
| 标准包装： | 250 |
| 位数： | 12 |
| 通道数： | 1 |
| 电压 - 电源，模拟： | 2.7 V ~ 3.6 V |
| 电压 - 电源，数字： | 2.7 V ~ 3.6 V |
| 封装/外壳： | 48-TQFP |
| 供应商设备封装： | 48-TQFP（7x7） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
21
Rev.1.01
XRD98L63
Figure 13. Example of Ignoring Fringe Pixels Using OBdel[2:0]
OBdel[1:0]
Number of
Fringe Pixels
to Ignore
00
0
01
1
10
2
11
3
Hold Mode
The purpose of this mode is to prevent any changes in
the Fine or Coarse accumulators. This mode is in-
tended to optimize digital still camera applications
(DSC). The idea is to first run the calibration normally
so the Fine and Coarse accumulators converge on the
correct values to achieve the programmed Offset
Code. Then, just before acquiring the final image data,
activate the Hold mode. This will ensure the black level
offset of the CDS/PGA does not change while the final
image is being transferred out of the CCD. Once the
image has been acquired from the CCD, turn off the
Hold mode so the chip can continue to compensate for
any changes in offset due to temperature drift or other
effects.
To activate the Hold mode, write a “1” to the CAL Hold
bit in the Calibration register. By default, the Hold
mode is not active.
Manual Mode
The purpose of the Manual Mode is to disable the
automatic calibration feature and allow a system to
write directly to the Coarse and Fine Offset Adjust
DACs. When Manual mode is enabled, the Coarse
Offset DAC (CDAC) is programmed by writing to the
CDAC Even register, CDE[8:0]; the Fine Offset DAC is
programmed by writing to the FDAC Even register,
FDE[9:0].
If the Multiple Gain Mode is enabled, then the CDAC
Odd register and the FDAC Odd register are also used
to program the Offset Adjust DACs.
To activate the Manual mode, write a ”1” to the ManCal
bit in the Calibration register. By default, the Manual
mode is not active.
Ignoring Fringe Pixels
Fringe pixels are the first few OB pixels at the edge of
the metal shield. Usually, these pixels receive some
reflected and/or scattered light, so they do not repre-
sent true “Optical Black”. If the CAL signal is active
while the CCD outputs Fringe pixels, the Calibration
logic will not converge properly. The OBdel[1:0] param-
eter can be used to tell the Calibration logic to ignore (or
delete) the first 0-3 OB pixels every time the CAL signal
is activated.
Table 6. Ignoring Fringe Pixels
CCD
CAL
V
OB OB OB OB OB OB OB OB OB OB
Fr
V
Active Video pixels
Fringe pixels
Good Optical Black pixels
Light
Metal Shield
OB
Ignore these 3 pixels by
setting OBdel[1:0]=11
相关PDF资料 |
PDF描述 |
|---|---|
| XRT71D00IQ-F | IC JITTER ATTENUATOR SGL 32TQFP |
| XRT71D03IV-F | IC JITTER ATTENUATOR 3CH 64TQFP |
| XRT71D04IV | IC JITTER ATTENUATOR 4CH 80TQFP |
| XRT8000IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
| XRT8001IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD98L63AIVTR-F | 制造商:Exar Corporation 功能描述:AFE General Purpose 1ADC 12-Bit 3V 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:XRD98L63AIVTR-F |
| XRD98L63EVAL | 功能描述:数据转换 IC 开发工具 Eval Board for XRD98L63AIV RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| XRD98L63ZEVAL | 功能描述:数据转换 IC 开发工具 Eval Board (Solder) XRD98L63AIV RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| XRDAN27 | 制造商:EXAR 制造商全称:EXAR 功能描述:Compensating for Zero Order Hold Effects |
| XRDAN28 | 制造商:EXAR 制造商全称:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data |
发布紧急采购，3分钟左右您将得到回复。