参数资料
| 型号： | XRD98L63AIV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 15/41页 |
| 文件大小： | 0K |
| 描述： | IC CCD DIGITIZER 12BIT 48TQFP |
| 标准包装： | 250 |
| 位数： | 12 |
| 通道数： | 1 |
| 电压 - 电源，模拟： | 2.7 V ~ 3.6 V |
| 电压 - 电源，数字： | 2.7 V ~ 3.6 V |
| 封装/外壳： | 48-TQFP |
| 供应商设备封装： | 48-TQFP（7x7） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
XRD98L63
22
Rev.1.01
TIMING: CLOCK BASICS
There are 8 clock signals SBLK, SPIX, ADCLK,
CLAMP, CAL, PBLK, EOS and Fsync.
The pixel rate clocks are SBLK, SPIX, and ADCLK.
SBLK controls sampling of the Black reference level
for each pixel. SPIX controls sampling of the Video
level for each pixel. ADCLK controls the ADC sampling
of the PGA output and ADC operation.
The line rate clocks are CLAMP, CAL, PBLK and EOS.
CLAMP controls the DC restore function for the exter-
nal AC coupling capacitors. CAL controls the Black
level calibration by defining the OB pixels at the start
or end of each line. In the One Shot mode (CAL only),
CLAMP is not used. PBLK is used to disconnect the
CDS from the CCDin & REFin pins during vertical shift
time. If the DOclamp bit in the Clock register is high,
PBLK will also force the digital output bus, DB[11:0], to
output the value in the Offset register, OB[7:0]. EOS
is used in the Multiple Gain mode to indicate if a line (or
field) is even or odd.
Clock Polarity
Each of the 8 clock pins has a separate polarity control
bit in the Polarity register. If the polarity bit for a clock
is low, then the clock is active low. If the polarity bit for
a clock is high, then the clock is active high. After reset
(by POR, Reset bit or XRESET pin), all clocks default
to active low; EOS defaults to active high.
Polarity
SBLK
SPIX
ADCLK
CAL
CLAMP
Aperture
Delays
Clock
Logic
AFE
ADC
Calibration
PBLK
EOS
Fsync
Figure 15. Clock Polarity & Aperture Delays
Figure 14. Pixel Timing Showing Pipeline Delay
Pipeline Delay
The digital outputs, DB[11:0] and OVER, are synchro-
nized to ADCLK. When ADCLKpol=0 (default), the
digital outputs change on the rising edge of ADCLK.
Figure 14 shows the pipeline delay (latency) from
sampling a pixel at the CDS input, until the correspond-
ing data is available at the digital output.
CCD
Signal
SBLK
SPIX
ADCLK
Black Level
Video
Level
DB[11:0]
sample
PGA1out
sample
black
sample
video
bit 11
bit 10
bit 9
bit 8
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bits 1&0
error
correction
Pixel N
Pixel N+1
Pixel N-1
Pixel N-2
Pixel N-3
Pixel N-4
Pixel N-5
Pixel N-6
Pixel N-7
7.5 Pixel Pipeline Delay
Pixel N-8
t
DL
sample
PGA2out
相关PDF资料 |
PDF描述 |
|---|---|
| XRT71D00IQ-F | IC JITTER ATTENUATOR SGL 32TQFP |
| XRT71D03IV-F | IC JITTER ATTENUATOR 3CH 64TQFP |
| XRT71D04IV | IC JITTER ATTENUATOR 4CH 80TQFP |
| XRT8000IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
| XRT8001IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD98L63AIVTR-F | 制造商:Exar Corporation 功能描述:AFE General Purpose 1ADC 12-Bit 3V 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:XRD98L63AIVTR-F |
| XRD98L63EVAL | 功能描述:数据转换 IC 开发工具 Eval Board for XRD98L63AIV RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| XRD98L63ZEVAL | 功能描述:数据转换 IC 开发工具 Eval Board (Solder) XRD98L63AIV RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| XRDAN27 | 制造商:EXAR 制造商全称:EXAR 功能描述:Compensating for Zero Order Hold Effects |
| XRDAN28 | 制造商:EXAR 制造商全称:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data |
发布紧急采购，3分钟左右您将得到回复。