参数资料
| 型号： | XRD98L63AIV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 16/41页 |
| 文件大小： | 0K |
| 描述： | IC CCD DIGITIZER 12BIT 48TQFP |
| 标准包装： | 250 |
| 位数： | 12 |
| 通道数： | 1 |
| 电压 - 电源，模拟： | 2.7 V ~ 3.6 V |
| 电压 - 电源，数字： | 2.7 V ~ 3.6 V |
| 封装/外壳： | 48-TQFP |
| 供应商设备封装： | 48-TQFP（7x7） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
23
Rev.1.01
XRD98L63
PIXEL RATE CLOCKS SBLK, SPIX & ADCLK
Note:
The timing descriptions in this section are
correct for the default conditions:
All Polarity bits = 0,
RSTreject = 0 (switch always ON),
SPIXopt = 0
Sampling of the pixel black level is controlled by the
SBLK pulse. When SBLK is low, t
PW1, the internal
sample black switches in the CDS are ON, sampling the
pixel black level on the internal black sample capaci-
tors.
Sampling of the pixel video level is controlled by the
SPIX pulse. When SPIX is low, t
PW2, the video signal
propagates through the CDS amp and is sampled on the
internal video sampling capacitors. When SPIX goes
high, PGA1 gains up the signal from the video sample
capacitors.
Figure 16. Detailed Pixel Rate Clock Timing for Default Register Settings
PGA2 and the ADC form an analog pipeline controlled
by ADCLK. When ADCLK is high, PGA2 is sampling the
output of PGA1. When ADCLK goes low, PGA2 gains
up the sampled signal and the first stage of the ADC
samples the output of PGA2. ADCLK should be as
close as possible to 50% duty cycle.
If your timing generator does not provide a clock signal
suitable for ADCLK, there is an option to generate
ADCLK internally. Write a "1" to the "ADCLKsel" bit in
the Clock register. This will generate an internal
ADCLK based on the SBLK and SPIX clock signals.
We recommend that the ADCLK pin be tied to ground
when the ADCLKsel option is used.
SBLK
SPIX
CCD
Signal
t
PIX
ADCLK
t
BK
t
VD
t
DL
t
PW1
t
PW2
Black Sample Point
Video Sample Point
DB[11:0]
Data N-8
Data N-7
(pixel "N")
(pixel "N+1")
相关PDF资料 |
PDF描述 |
|---|---|
| XRT71D00IQ-F | IC JITTER ATTENUATOR SGL 32TQFP |
| XRT71D03IV-F | IC JITTER ATTENUATOR 3CH 64TQFP |
| XRT71D04IV | IC JITTER ATTENUATOR 4CH 80TQFP |
| XRT8000IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
| XRT8001IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD98L63AIVTR-F | 制造商:Exar Corporation 功能描述:AFE General Purpose 1ADC 12-Bit 3V 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:XRD98L63AIVTR-F |
| XRD98L63EVAL | 功能描述:数据转换 IC 开发工具 Eval Board for XRD98L63AIV RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| XRD98L63ZEVAL | 功能描述:数据转换 IC 开发工具 Eval Board (Solder) XRD98L63AIV RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| XRDAN27 | 制造商:EXAR 制造商全称:EXAR 功能描述:Compensating for Zero Order Hold Effects |
| XRDAN28 | 制造商:EXAR 制造商全称:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data |
发布紧急采购，3分钟左右您将得到回复。