参数资料
| 型号： | XRD98L63AIV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 7/41页 |
| 文件大小： | 0K |
| 描述： | IC CCD DIGITIZER 12BIT 48TQFP |
| 标准包装： | 250 |
| 位数： | 12 |
| 通道数： | 1 |
| 电压 - 电源，模拟： | 2.7 V ~ 3.6 V |
| 电压 - 电源，数字： | 2.7 V ~ 3.6 V |
| 封装/外壳： | 48-TQFP |
| 供应商设备封装： | 48-TQFP（7x7） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
15
Rev.1.01
XRD98L63
ANALOG FRONT END (AFE)
Correlated Double Sample/Hold (CDS)
The function of the CDS block is to sense the voltage
difference between the black level and video level for
each pixel. The PGA amplifies the difference to the
desired level for the ADC. The CDS and PGA are fully
differential. The CCDIN pin should be connected, via a
capacitor, to the CCD output signal. The REFIN pin
should be connected, via a capacitor, to the CCD
“Common” voltage (typically the CCD ground is used as
the “Common” voltage). These capacitors, C1 and C2,
are typically 0.01
F ± 10% or better matching.
The internal timing signals
φ1, φ2, and φ3, which are
generated from SBLK and SPIX, control the sampling
switches shown in Fig. 6.
φ3 (reset reject switches) are
closed to simplify the operation described below.
At the beginning (or end) of every video line, the DC
restore switch forces one side of the external capaci-
tors to an internal bias level (Vbias1=1.2V). The DC
restore switch is controlled by the combination of the
CLAMP input signal ANDed with the
φ2 clock.
The CLAMPopt bit in the Clock register controls the
circuit which generates the Vbias1 level. When
CLAMPopt=0 (the default condition), the Vbias1 level is
only generated while CLAMP is active. When CLAMP
is not active, the Vbias1 circuit is put in a stand-by
mode, reducing the supply current by about 1 mA.
When CLAMPopt=1, the Vbias1 circuit always runs at
full power.
During the black reference phase of each CCD pixel, the
φ1 (Sample Black Reference) switches are turned on,
shorting the CDSamp inputs to a second bias level
(Vbias2). The Coarse Offset DAC adds an adjustment
to the bias level (Vbias2) to cancel black level offset in
the CCD signal. When the
φ1 switches turn off, the pixel
black reference level is held on the internal black
sample capacitors, and the CDSamp is ready to gain up
the CCD video signal.
During the video phase of each CCD pixel, the differ-
ence between the pixel black level and video level is
transmitted through the internal black sample capaci-
tors and converted to a fully differential signal by the
CDSamp. At this time, the
φ2 (Sample Pixel value)
switches turn on, and the internal video sample capaci-
tors track the amplified difference. The Fine Offset DAC
adds offset adjustment to the PGA2 output (post gain).
Figure 6. CDS and PGA Block Diagram
φ 1
φ 2
CLAMP
Vb ias1=1.2V
Vb ias2
REF in
CCDin
CDS
amp
PGA1
CCD
Coarse
O ffset
DAC
PGA
CDS
External
DC blocking
capacitors
Internal
black sample
capacitors
φ 3
Internal
video samp le
capacitors
φ 2
DC restore switches
Fine
O ffset
DAC
PGA2
internal
ADC C lock
C1
C2
相关PDF资料 |
PDF描述 |
|---|---|
| XRT71D00IQ-F | IC JITTER ATTENUATOR SGL 32TQFP |
| XRT71D03IV-F | IC JITTER ATTENUATOR 3CH 64TQFP |
| XRT71D04IV | IC JITTER ATTENUATOR 4CH 80TQFP |
| XRT8000IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
| XRT8001IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD98L63AIVTR-F | 制造商:Exar Corporation 功能描述:AFE General Purpose 1ADC 12-Bit 3V 48-Pin TQFP T/R 制造商:Exar Corporation 功能描述:XRD98L63AIVTR-F |
| XRD98L63EVAL | 功能描述:数据转换 IC 开发工具 Eval Board for XRD98L63AIV RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| XRD98L63ZEVAL | 功能描述:数据转换 IC 开发工具 Eval Board (Solder) XRD98L63AIV RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| XRDAN27 | 制造商:EXAR 制造商全称:EXAR 功能描述:Compensating for Zero Order Hold Effects |
| XRDAN28 | 制造商:EXAR 制造商全称:EXAR 功能描述:Frequency Response Effects of Overampling and Averaging on A/D Output Data |
发布紧急采购，3分钟左右您将得到回复。