- 您现在的位置：买卖IC网 > PDF目录17316 > ZL2106EVAL1Z (Intersil)BOARD EVAL STEP-DOWN ZL2106 PDF资料下载
参数资料
| 型号： | ZL2106EVAL1Z |
| 厂商： | Intersil |
| 文件页数： | 22/29页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL STEP-DOWN ZL2106 |
| 标准包装： | 1 |
| 系列： | Zilker Labs™ |
| 主要目的： | DC/DC，步降 |
| 输出及类型： | 1，非隔离 |
| 输出电压： | 3.3V |
| 电流 - 输出： | 6A |
| 输入电压： | 12V |
| 稳压器拓扑结构： | 降压 |
| 频率 - 开关： | 400kHz |
| 板类型： | 完全填充 |
| 已供物品： | 板 |
| 已用 IC / 零件： | ZL2106 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页
ZL2106
Tracking ? Configuration ? Figure ? 20 ? (A)
Tracking Configured by Pin-Strap
Rail
Reference
Member
Vout
Set
(Volts)
1.8
0.9
Time ? On
? Dly
(ms)
15
5
Time ? On
Rise
(ms)
5
5
Time ? Off
? Dly
(ms)
5
15
Time ? Off
Fall
( ? ms)
5
5
Mode
Track ? Disabled
100% ? Vout ? Limited
Tracking is enabled with the CFG pin as shown in Table 16 on
as shown in Table 13 on page 22. Figure 23 shows the basic
schematic of pin-strap tracking.
Rail
Vout ? Set
(Volts)
Tracking ? Configuration ? Figure ? 20 ? (B)
Time ? On Time ? On Time ? Off Time ? Off
? Dly Rise ? Dly Fall
(ms) (ms) (ms) ( ? ms)
Mode
Voltage Margining
The ZL2106 offers a simple means to vary its output higher or
Reference
Member
1.8
1.8
15
5
5
5
5
15
5
5
Track ? Disabled
100% ? VTRK ? Limited
lower than its nominal voltage setting in order to determine
whether the load device is capable of operating over its specified
Rail
Reference
Vout ? Set
(Volts)
1.8
Tracking ? Configuration ? Figure ? 21 ? (A)
Time ? On Time ? On Time ? Off Time ? Off
? Dly Rise ? Dly Fall
(ms) (ms) (ms) ( ? ms)
15 5 5 5
Mode
Track ? Disabled
supply voltage range. The MGN command is set by driving the
MGN pin or through the I 2 C/SMBus interface. The MGN pin is a
tri-level input that is continuously monitored and can be driven
directly by a processor I/O pin or other logic-level output.
Member
0.9
5
5
15
5
Track ? 50% ? Vout ? Limited
The ZL2106’s output will be forced higher than its nominal set
Rail ? Dly Rise ? Dly Fall Mode
(Volts)
Tracking ? Configuration ? Figure ? 21 ? (B)
Time ? On Time ? On Time ? Off Time ? Off
Vout ? Set
0.8
(ms) (ms) (ms) ( ? ms)
Reference 1.8 15 5 5 5 Track ? Disabled
Member 1.8 5 5 15 5 Track ? 50% ? VTRK ? Limited
FIGURE 22. TRACKING CONFIGURATION FOR FIGURES 20 AND 21
point when the MGN command is set HIGH, and the output will
be forced lower than its nominal set point when the MGN
command is set LOW. Default margin limits of V NOM ±5% are pre-
loaded in the factory, but the margin limits can be modified
through the I 2 C/SMBus interface to as high as V NOM + 10% or as
low as 0V, where V NOM is the nominal output voltage set point
determined by the VSET pin. The ZL2106-01 allows 150% margin
ENABLE
EN
ZL2106
SW
REFERENCE
CFG SS
VOUT_R
L1
EN
ZL2106
VTRK SW
MEMBER
CFG SS
VOUT_M
L2
limits.
The margin limits and the MGN command can both be set
individually through the I 2 C/SMBus interface. Additionally, the
transition rate between the nominal output voltage and either
margin limit can be configured through the I 2 C/SMBus interface.
Please refer to Application Note AN2033 for detailed instructions
R1
R3
R2
R4
on modifying the margining configurations.
FIGURE 23. BASIC PIN-STRAP TRACKING CONFIGURATION
TABLE 13. TRACKING MODE CONFIGURATION
R SS
(k Ω )
19.6
UVLO
(V)
TRACKING RATIO
(%)
UPPER TRACK LIMIT
Limited by target voltage
RAMP-UP/DOWN BEHAVIOR
Output not allowed to decrease before PG
21.5
23.7
26.1
28.7
31.6
34.8
38.3
56.2
61.9
68.1
75
82.5
90.9
100
5.5
7.5
100
50
100
50
Limited by VTRK pin voltage
Limited by target voltage
Limited by VTRK pin voltage
Limited by target voltage
Limited by VTRK pin voltage
Limited by target voltage
Limited by VTRK pin voltage
Output will always follow VTRK
Output not allowed to decrease before PG
Output will always follow VTRK
Output not allowed to decrease before PG
Output will always follow VTRK
Output not allowed to decrease before PG
Output will always follow VTRK
Output not allowed to decrease before PG
Output will always follow VTRK
Output not allowed to decrease before PG
Output will always follow VTRK
Output not allowed to decrease before PG
Output will always follow VTRK
Output not allowed to decrease before PG
110
22
Output will always follow VTRK
FN6852.6
February 20, 2013
相关PDF资料 |
PDF描述 |
|---|---|
| R1D-3.33.3/P-R | CONV DC/DC 1W 3.3VIN +/-3.3VOUT |
| A9BBA-1802F | FLEX CABLE - AFF18A/AF18/AFF18A |
| 195D685X9025Y2T | CAP TANT 6.8UF 25V 10% 2910 |
| R1D-3.33.3/H-R | CONV DC/DC 1W 3.3VIN +/-3.3VOUT |
| 195D685X0025Y2T | CAP TANT 6.8UF 25V 20% 2910 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL212 | 制造商:SMC Corporation of America 功能描述:Multistage Ejector,Rc 1/8 Supply,Rc 3/4 |
| ZL212-DPL | 制造商:SMC Corporation of America 功能描述:VACUUM EJECTOR, W/O VALVE |
| ZL212-G | 制造商:SMC Corporation of America 功能描述:Vacuum Ejector; 1.2 mm x 2; 0.5 m; 200 per minute (AVR); 126 per minute (ANR) |
| ZL22B | 制造商:YEASHIN 制造商全称:YEASHIN 功能描述:500 mW DO-35 Hermetically Sealed Glass Zener Voltage Regulators |
| ZL24605 | 制造商:Microsemi Corporation 功能描述:5 OUTPUT ANY-RATE LINE CARD TIMING IC - Bulk |
发布紧急采购，3分钟左右您将得到回复。