AD14060/AD14060L
Rev. B | Page 32 of 48
Pin
Type1
Function
FLAG1
I/O/A
Flag Pins (FLAG1 common to all SHARCs). This pin is configured via control bits internal to individual ADSP-21060s
as either an input or an output. As an input, it can be tested as a condition. As an output, it can be used to signal
external peripherals.
FLAGy2
I/O/A
Flag Pins (FLAG2 individual from SHARC_A, SHARC_B, SHARC_C, SHARC_D). Each pin is configured via control bits
as either an input or an output. As an input, it can be tested as a condition. As an output, it can be used to signal
external peripherals.
IRQy2-0
I/A
Interrupt Request Lines (individual IRQ2-0 from y = SHARC_A, SHARC_B, SHARC_C, SHARC_D). Can be either edge-
triggered or level-sensitive.
DMAR1
I/A
DMA Request 1 (DMA Channel 7). Common to SHARC_A, SHARC_B, SHARC_C, SHARC_D.
DMAR2
I/A
DMA Request 2 (DMA Channel 8). Common to SHARC_A, SHARC_B, SHARC_C, SHARC_D.
DMAG1
O/T
DMA Grant 1 (DMA Channel 7). Common to SHARC_A, SHARC_B, SHARC_C, SHARC_D.
DMAG2
O/T
DMA Grant 2 (DMA Channel 8). Common to SHARC_A, SHARC_B, SHARC_C, SHARC_D.
LyxCLK
I/O
Link Port Clock (y = SHARC_A, B, C, D; x = Link Ports 1, 3, 4)
2. Each LyxCLK pin has a 50 k internal pull-down resistor
that is enabled or disabled by the LPDRD bit of the LCOM register of the ADSP-20160.
LyxDAT3-0
I/O
Link Port Data (y = SHARC_A, B, C, D; x = Link Ports 1, 3, 4)
2. Each LyxDAT pin has a 50 k internal pull-down resistor
that is enabled or disabled by the LPDRD bit of the LCOM register of the ADSP-21060.
LyxACK
I/O
Link Port Acknowledge (y = SHARC_A, B, C, D; x = Link Ports 1, 3, 4)
2. Each LyxACK pin has a 50 k internal pull-
down resistor that is enabled or disabled by the LPDRD bit of the LCOM register of the ADSP-21060.
EBOOTA
I
EPROM Boot Select (SHARC_A). When EBOOTA is high, SHARC_A is configured for booting from an 8-bit EPROM.
When EBOOTA is low, the LBOOTA and BMSA inputs determine booting mode for SHARC_A. See the following
table. This signal is a system configuration selection that should be hardwired.
LBOOTA
I
Link Boot. When LBOOTA is high, SHARC_A is configured for link port booting. When LBOOTA is low, SHARC_A is
configured for host processor booting or no booting. See the following table. This signal is a system configuration
selection that should be hardwired.
BMSA
Boot Memory Select. When this pin is an output, it is used as chip select for boot EPROM devices (when EBOOTA =
1, LBOOTA = 0). In a multiprocessor system, BMS is output by the bus master. As an input, when low, this pin
indicates that no booting is to occur and that SHARC_A is to begin executing instructions from external memory.
See the following table. This input is a system configuration selection that should be hardwired.
EBOOTBCD
I
EPROM Boot Select (common to SHARC_B, SHARC_C, SHARC_D). When EBOOTBCD is high, SHARC_B, C, and D are
configured for booting from an 8-bit EPROM. When EBOOTBCD is low, the LBOOTBCD and BMSBCD inputs
determine booting mode for SHARC_B, C, and D. See the following table. This signal is a system configuration
selection that should be hardwired.
LBOOTBCD
I
LINK Boot (common to SHARC_B, SHARC_C, SHARC_D). When LBOOTBCD is high, SHARC_B, C, and D are configured
for link port booting. When LBOOTBCD is low, SHARC_B, C, and D are configured for host processor booting or no
booting. See the following table. This signal is a system configuration selection that should be hardwired.
BMSBCD
Boot Memory Select. When this pin is an output, it is used as chip select for boot EPROM devices (when EBOOTBCD
= 1, LBOOTBCD = 0). In a multiprocessor system, BMS is output by the bus master. As an input, when low, this pin
indicates that no booting is to occur and that SHARC_B, C, and D are to begin executing instructions from external
memory. See table below. This input is a system configuration selection that should be hardwired.
EBOOT
LBOOT
BMS
Booting Mode
1
0
Output
EPROM (connect BMS to EPROM chip select).
0
1 (Input)
Host processor.
0
1
1 (Input)
Link port.
0
0 (Input)
No booting. Processor executes from external memory.
0
1
0 (Input)
Reserved.
1
x (Input)
Reserved.
TIMEXPy
O
Timer Expired (individual TIMEXP from y = SHARC_A, SHARC_B, SHARC_C, SHARC_D). Asserted for four cycles when
the timer is enabled and TCOUNT decrements to 0.
CLKIN
I
Clock In (common to all SHARCs). External clock input to the AD14060/AD14060L. The instruction cycle rate is equal
to CLKIN. CLKIN cannot be halted, changed, or operated below the minimum specified frequency.
RESET
I/A
Module Reset (common to all SHARCs). Resets the AD14060/AD14060L to a known state. This input must be
asserted (low) at power-up.
TCK
I
Test Clock (JTAG) (common to all SHARCs). Provides an asynchronous clock for JTAG boundary scan.
TMS
I/S
Test Mode Select (JTAG) (common to all SHARCs). Used to control the test state machine. TMS has a 20 k internal
pull-up resistor.