参数资料
| 型号： | AD14060LBF-4 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 28/48页 |
| 文件大小： | 0K |
| 描述： | IC DSP CMOS 32BIT 308CQFP |
| 产品培训模块： | SHARC Processor Overview |
| 标准包装： | 1 |
| 系列： | SHARC® |
| 类型： | 浮点 |
| 接口： | 主机接口，连接端口，串行端口 |
| 时钟速率： | 40MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 2MB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 3.30V |
| 工作温度： | -40°C ~ 100°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 308-CBQFP |
| 供应商设备封装： | 308-CQFP（52x52） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
AD14060/AD14060L
Rev. B | Page 34 of 48
DETAILED DESCRIPTION
ARCHITECTURAL FEATURES
ADSP-21060 Core
The AD14060/AD14060L is based on the powerful
ADSP-21060 (SHARC) DSP chip. The ADSP-21060 SHARC
combines a high performance floating-point DSP core with
integrated, on-chip system features, including a 4-Mbit SRAM
memory, host processor interface, DMA controller, serial ports,
and both link port and parallel bus connectivity for glueless
DSP multiprocessing (see Figure 21). It is fabricated in a high
speed, low power CMOS process, and has a 25 ns instruction
cycle time. The arithmetic/logic unit (ALU), multiplier, and
shifter all perform single-cycle instructions, and the three units
are arranged in parallel, maximizing computational throughput.
The SHARC features an enhanced Harvard architecture, in
which the data memory (DM) bus transfers data and the
program memory (PM) bus transfers both instructions and
data. An on-chip instruction cache selectively caches only those
instructions whose fetches conflict with the PM bus data
accesses. This combines with the separate program and data
memory buses to enable 3-bus operation for fetching an
instruction and two operands, all in a single cycle. The SHARC
also contains a general-purpose data register file, which is a
10-port, 32-register (16 primary, 16 secondary) file. Each
SHARC’s core also implements two data address generators
(DAGs), implementing circular data buffers in hardware. The
DAGs contain sufficient registers to allow the creation of up to
32 circular buffers. The 48-bit instruction word accommodates
a variety of parallel operations for concise programming. For
example, the ADSP-21060 can conditionally execute a multiply,
an add, a subtract, and a branch, all in a single instruction.
The SHARCs contain 4 Mbits of on-chip SRAM each, organized
as two blocks of 2 Mbits, which can be configured for different
combinations of code and data storage. The memory can be
configured as a maximum of 128k words of 32-bit data, 256k
words of 16-bit data, 80k words of 48-bit instructions (or 40-bit
data), or combinations of different word sizes up to 4 Mbits. A
16-bit floating-point storage format is supported, which
effectively doubles the amount of data that can be stored on-
chip. Conversion between the 32-bit floating-point and 16-bit
floating-point formats is done in a single instruction. Each
memory block is dual-ported for single-cycle, independent
access by the core processor and I/O processor or DMA
controller. The dual-ported memory and separate on-chip buses
allow two data transfers from the core and one from the I/O, all
in a single cycle.
SHARED MEMORY MULTIPROCESSING
The AD14060/AD14060L takes advantage of the powerful
multiprocessing features built into the SHARC. The SHARCs
are connected to maximize the performance of this cluster-of-
four architecture, and still allow for off-module expansion. The
AD14060/AD14060L in itself is a complete shared memory
multiprocessing system, as shown in Figure 22. The unified
address space of the SHARCs allows direct interprocessor
accesses of each SHARCs’ internal memory. In other words,
each SHARC can directly access the internal memory and IOP
registers of each of the other SHARCs by simply reading or
writing to the appropriate address in multiprocessor memory
space (see Figure 23)—this is called a direct read or direct write.
Bus arbitration is accomplished with the on-SHARC arbitration
logic. Each SHARC has a unique ID, and drives the bus-request
(BR) line corresponding to its ID, while monitoring all others.
BR1 to BR4 are used within the AD14060/AD14060L, while
BR5 andBR6 can be used for expansion. All bus requests (BR1
to BR6) are included in the module I/O. Two different priority
schemes, fixed and rotating, are available to resolve competing
bus requests. The RPBA pin selects which scheme is used. When
RPBA is high, rotating priority bus arbitration is selected; when
RPBA is low, fixed priority is selected.
Bus mastership is passed from one SHARC to another during a
bus transition cycle. A bus transition cycle occurs only when the
current bus master de-asserts its BR line and one of the slave
SHARCs asserts its BR line. The bus master can, therefore,
retain bus mastership by keeping its BR line asserted. When the
bus master de-asserts its BR line and no other BR line is
asserted, then the master does not lose any bus cycles. When
more than one SHARC asserts its BR line, the SHARC with the
highest priority request becomes bus master on the following
cycle. Each SHARC observes all the BR lines, and, therefore,
tracks when a bus transition cycle has occurred, and which
processor has become the new bus master. Master processor
changeover incurs only one cycle of overhead. Table 23 shows
an example of a bus transition sequence.
Table 23. Rotating Priority Arbitration Example
Hardware Processor IDs
Cycle
ID1
ID2
ID3
ID4
ID5
ID6
Priority
1
M
1
2 BR
3
4
5
Initial priority
assignments
2
4
5 BR
M-BR
1
2
3
4
5 BR
M
1
2
3
4
5 BR
M
1
2
3
4 BR
5
1 BR
2
3
4
5
M
Final priority
assignments
1–5 = Assigned priority.
M = Bus mastership (in that cycle).
BR = Requesting bus mastership with BRx.
相关PDF资料 |
PDF描述 |
|---|---|
| AD1833AASTZ-REEL | IC DAC AUDIO 24BIT 6CH 48LQFP |
| AD1835AASZ | IC CODEC 2ADC/8DAC 24BIT 52-MQFP |
| AD1836ACSZ | IC CODEC 4ADC/6DAC 24 BIT 52MQFP |
| AD1838AASZ | IC CODEC 2ADC/6DAC 24 BIT 52MQFP |
| AD1851RZ-J | IC DAC AUDIO FASTSET 16B 16SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD14160 | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family |
| AD14160BB-4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD14160KB-4 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD14160L | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family |
| AD14160LBB-4 | 制造商:AD 制造商全称:Analog Devices 功能描述:Quad-SHARC DSP Multiprocessor Family |
发布紧急采购，3分钟左右您将得到回复。