- 您现在的位置：买卖IC网 > PDF目录373890 > AD6634BBC (ANALOG DEVICES INC) 80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP) PDF资料下载
参数资料
| 型号： | AD6634BBC |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 无绳电话/电话 |
| 英文描述： | 80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP) |
| 中文描述： | TELECOM, CELLULAR, BASEBAND CIRCUIT, PBGA196 |
| 封装： | 15 MM X 15 MM, BGA-196 |
| 文件页数： | 24/52页 |
| 文件大小： | 925K |
| 代理商： | AD6634BBC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
REV. 0
–24–
AD6634
Mode 10: Clock on IEN Transition to High
In this mode, data is clocked into the chip only on the first clock
edge after the rising transition of the IEN line. Although data is
latched only on the first valid clock edge, the back end process-
ing (rCIC2, CIC5, and RCF) continues on each available clock
that may be present, similar to Mode 01. The NCO phase accu-
mulator is incremented only once for each new input data sample
and not once for each input clock.
Mode 11: Clock on IEN Transition to Low
In this mode, data is clocked into the chip only on the first clock
edge after the falling transition of the IEN line. Although data is
latched only on the first valid clock edge, the back end process-
ing (rCIC2, CIC5, and RCF) continues one each available
clock that may be present, similar to Mode 01. The NCO phase
accumulator is incremented only once for each new input data
sample and not once for each input clock.
WB Input Select
Bit 6 in this register controls which input port is selected for signal
processing. If this bit is set high, input port B (INB, EXPB, and
IENB) is connected to the selected filter channel. If this bit is
cleared, input port A (INA, EXPA, and IENA) is connected to
the selected filter channel.
Sync Select
Bits 7 and 8 of this register determine which external sync pin is
associated with the selected channel. The AD6634 has four sync
pins named SYNCA, SYNCB, SYNCC, and SYNCD. Any of
these sync pins can be associated with any of the four receiver
channels within the AD6634. Additionally, if only one sync
signal is required for the system, all four receiver channels can
reference the same sync pulse. Bit value 00 is channel A, 01 is
channel B, 10 is channel C, and 11 is channel D.
SECOND ORDER rCIC FILTER
The rCIC2 filter is a second order cascaded resampling integra-
tor comb filter. The resampler is implemented using a unique
technique that does not require the use of a high speed clock,
thus simplifying the design and saving power. The resampler
allows for noninteger relationships between the master clock
and the output data rate, which allows easier implementation of
systems that are either multimode or require a master clock that
is not a multiple of the data rate to be used.
Interpolation up to 512 and decimation up to 4096 is allowed in
the rCIC2. The resampling factor for the rCIC2 (L) is a 9-bit
integer. When combined with the decimation factor M, a 12-bit
number, the total rate change can be any fraction in the form of:
R
L
M
1
R
rCIC
rCIC
2
2
=
≤
The only constraint is that the ratio
L/M
must be less than or equal
to one. This implies that the rCIC2 decimates by 1 or more.
Resampling is implemented by apparently increasing the input
sample rate by the factor L, using zero stuffing for the new data
samples. Following the resampler is a second order cascaded
integrator comb filter. Filter characteristics are determined only
by the fractional rate change (L/M).
The filter can process signals at the full rate of the input port,
80 MHz. The output rate of this stage is given by the equation:
f
L
f
M
SAMP
rCIC
SAMP
rCIC
2
2
2
=
Both
L
rCIC2
and
M
rCIC2
are unsigned integers. The interpolation
rate (
L
rCIC2
) may be from 1 to 512 and the decimation (
M
rCIC2
)
may be between 1 and 4096. The stage can be bypassed by
setting the decimation to 1/1. The frequency response of the
rCIC2 filter is given by the following equations.
H z
L
zM
L
–
z
H f
L
M
f
L
f
f
f
S
rCIC
rCIC
rCIC
1
S
rCIC
rCIC
rCIC
SAMP
SAMP
rCIC
rCIC
=
×
×
=
×
×
×
×
1
2
1
1
1
2
2
2
2
2
2
2
2
2
2
2
–
sin
sin
π
π
The gain and pass-band droop of the rCIC2 should be calculated
by the equations above, as well as the filter transfer equations that
follow. Excessive pass-band droop can be compensated for in the
RCF stage by peaking the pass band by the inverse of the roll-off.
The scale factor, S
rCIC2
is a programmable unsigned 5-bit between
0 and 31. This serves as an attenuator that can reduce the gain
of the rCIC2 in 6 dB increments. For the best dynamic range,
S
rCIC2
should be set to the smallest value possible (i.e., lowest
attenuation) without creating an overflow condition. This can
be safely accomplished using the equation below, where
input
_
level
is the largest fraction of full scale possible at the input
to the AD6634 (normally 1). The rCIC2 scale factor is always
used whether or not the rCIC2 is bypassed.
Moreover, there are two scale registers (rCIC2_LOUD[4:0]
Bits 4–0 in x92) and (rCIC2_QUIET[4:0] Bits 9–5 in x92) that are
used in conjunction with the computed S
rCIC2,
which determines
the overall rCIC2 scaling. The S
rCIC2
value must be summed
with the values in each respective scale registers and ExpOff to
determine the scale value that must be placed in the rCIC2 scale
register. This number must be less than 32 or the interpolation
and decimation rates must be adjusted to validate this equation.
The ceil function denotes the next whole integer and the floor func-
tion denotes the previous whole integer. For example, the ceil(4.5)
is 5 while the floor(4.5) is 4.
scaled_input
IN
ExpInv
)
,
scaled_input
IN
ExpInv
MOD Exp
rCIC
–MOD 7 –Exp+rCIC2,
=
×
=
=
×
=
+
)
2
0
2
1
2 32
,
32
–
,
S
ceil
M
floor
M
L
M
L
floor
M
L
OL
M
L
input level
_
rCIC
rCIC
rCIC
rCIC
rCIC
rCIC
rCIC
rCIC
rCIC
rCIC
rCIC
S
rCIC
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
2
2
=
+
×
×
×
+
=
(
×
×
log
–
相关PDF资料 |
PDF描述 |
|---|---|
| AD6634PCB | 80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP) |
| AD6635 | 4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP) |
| AD6635BB | 4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP) |
| AD6636 | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636BBCZ1 | 150 MSPS Wideband Digital Down-Converter (DDC) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6634BBCZ | 功能描述:IC RSP 80MSPS DUAL 196CSPBGA RoHS:是 类别:RF/IF 和 RFID >> RF 混频器 系列:AD6634 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:100 系列:- RF 型:W-CDMA 频率:2.11GHz ~ 2.17GHz 混频器数目:1 增益:17dB 噪音数据:2.2dB 次要属性:- 电流 - 电源:11.7mA 电源电压:2.7 V ~ 3.3 V 包装:托盘 封装/外壳:12-VFQFN 裸露焊盘 供应商设备封装:12-QFN-EP（3x3） |
| AD6634BC/PCB | 制造商:Analog Devices 功能描述:WCDMA RECEIVE SGNL PROCESSOR - Bulk |
| AD6634PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP) |
| AD6635 | 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP) |
| AD6635BB | 功能描述:IC RSP 80MSPS QUAD 324-BGA RoHS:否 类别:RF/IF 和 RFID >> RF 混频器 系列:AD6635 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:100 系列:- RF 型:W-CDMA 频率:2.11GHz ~ 2.17GHz 混频器数目:1 增益:17dB 噪音数据:2.2dB 次要属性:- 电流 - 电源:11.7mA 电源电压:2.7 V ~ 3.3 V 包装:托盘 封装/外壳:12-VFQFN 裸露焊盘 供应商设备封装:12-QFN-EP（3x3） |
发布紧急采购，3分钟左右您将得到回复。