- 您现在的位置：买卖IC网 > PDF目录19403 > ADSP-BF504KCPZ-4F (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 88LFCSP PDF资料下载
参数资料
| 型号： | ADSP-BF504KCPZ-4F |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/80页 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 88LFCSP |
| 视频文件： | Blackfin? BF50x Processor Family |
| 标准包装： | 1 |
| 系列： | Blackfin® |
| 类型： | 定点 |
| 接口： | CAN，EBI/EMI，I²C，IrDA，PPI，SPI，SPORT，UART/USART |
| 时钟速率： | 400MHz |
| 非易失内存： | 闪存（16MB） |
| 芯片上RAM： | 68kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.31V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 88-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 88-LFCSP（12x12） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Rev. A
|
Page 23 of 80
|
July 2011
ADSP-BF504/ADSP-BF504F/ADSP-BF506F
Table 12. ADC—Signal Descriptions (ADSP-BF506F Processor Only)
Signal Name
Type Function
DGND
G
Digital Ground. This is the ground reference point for all digital circuitry on the internal ADC. Both DGND
pins should connect to the DGND plane of a system. The DGND and AGND voltages should ideally be
at the same potential and must not be more than 0.3 V apart, even on a transient basis.
REF SELECT
I
Internal/External Reference Selection. Logic input. If this pin is tied to DGND, the on-chip 2.5 V reference
is used as the reference source for both ADC A and ADC B. In addition, Pin DCAPA and Pin DCAPB must be
tied to decoupling capacitors. If the REF SELECT pin is tied to a logic high, an external reference can be
supplied to the internal ADC through the DCAPA and/or DCAPB pins.
AVDD
P
Analog Supply Voltage, 2.7 V to 5.25 V. This is the only supply voltage for all analog circuitry on the
internal ADC. The AVDD and DVDD voltages should ideally be at the same potential and must not be more
than 0.3 V apart, even on a transient basis. This supply should be decoupled to AGND.
DCAPA, DCAPB (VREF)
I
Decoupling Capacitor Pins. Decoupling capacitors (470 nF recommended) are connected to these pins
to decouple the reference buffer for each respective ADC. Provided the output is buffered, the on-chip
reference can be taken from these pins and applied externally to the rest of a system. The range of the
external reference is dependent on the analog input range selected.
AGND
G
Analog Ground. Ground reference point for all analog circuitry on the internal ADC. All analog input
signals and any external reference signal should be referred to this AGND voltage. All three of these
AGND pins should connect to the AGND plane of a system. The AGND and DGND voltages ideally should
be at the same potential and must not be more than 0.3 V apart, even on a transient basis.
VA1 to VA6
I
Analog Inputs of ADC A. These may be programmed as six single-ended channels or three true differ-
ential analog input channel pairs. See Table 53 (Analog Input Type and Channel Selection).
VB1 to VB6
I
Analog Inputs of ADC B. These may be programmed as six single-ended channels or three true differ-
ential analog input channel pairs. See Table 53 (Analog Input Type and Channel Selection).
RANGE
I
Analog Input Range Selection. Logic input. The polarity on this pin determines the input range of the
analog input channels. If this pin is tied to a logic low, the analog input range is 0 V to VREF. If this pin is
tied to a logic high when CS goes low, the analog input range is 2 × VREF. For details, see Table 53 (Analog
SGL/DIFF
I
Logic Input. This pin selects whether the analog inputs are configured as differential pairs or single
ended. A logic low selects differential operation while a logic high selects single-ended operation. For
details, see Table 53 (Analog Input Type and Channel Selection).
A0 to A2
I
Multiplexer Select. Logic inputs. These inputs are used to select the pair of channels to be simultane-
ously converted, such as Channel 1 of both ADC A and ADC B, Channel 2 of both ADC A and ADC B, and
so on. The pair of channels selected may be two single-ended channels or two differential pairs. The
logic states of these pins need to be set up prior to the acquisition time and subsequent falling edge
of CS to correctly set up the multiplexer for that conversion. For further details, see Table 53 (Analog
CS
I
Chip Select. Active low logic input. This input provides the dual function of initiating conversions on
the internal ADC and framing the serial data transfer. When connecting CS to a processor signal that is
three-stated during reset and/or hibernate, adding a pull-up resistor may prove useful to avoid random
ADC operation.
ADSCLK
I
Serial Clock. Logic input. A serial clock input provides the ADSCLK for accessing the data from the
internal ADC. This clock is also used as the clock source for the conversion process.
相关PDF资料 |
PDF描述 |
|---|---|
| TPSB476K010H0500 | CAP TANT 47UF 10V 10% 1210 |
| GBC08DREN | CONN EDGECARD 16POS .100 EYELET |
| CS48540-DQZR | IC DSP HP 32BIT 8CH I/O 48-QFP |
| 2300HT-220-V-RC | INDUCTOR TOROID 22UH 15% VERT |
| JWT75-5FF/A | PS TRIPLE OUTPUT +5V/+15V/-15V |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-BF506BSWZ-3F | 功能描述:IC DSP 400MHZ 1.4V 120LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:Blackfin® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-BF506BSWZ-4F | 功能描述:IC DSP 400MHZ 1.4V 120LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:Blackfin® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-BF506BSWZ-4FX | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-BF506F | 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN WITH ADVANCED EMBEDDED CONNECTIVITY - Bulk |
| ADSPBF506FBSWZ-ENG | 制造商:Analog Devices 功能描述:- Trays |
发布紧急采购，3分钟左右您将得到回复。