- 您现在的位置：买卖IC网 > PDF目录19403 > ADSP-BF504KCPZ-4F (Analog Devices Inc)IC CCD SIGNAL PROCESSOR 88LFCSP PDF资料下载
参数资料
| 型号： | ADSP-BF504KCPZ-4F |
| 厂商： | Analog Devices Inc |
| 文件页数： | 57/80页 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROCESSOR 88LFCSP |
| 视频文件： | Blackfin? BF50x Processor Family |
| 标准包装： | 1 |
| 系列： | Blackfin® |
| 类型： | 定点 |
| 接口： | CAN，EBI/EMI，I²C，IrDA，PPI，SPI，SPORT，UART/USART |
| 时钟速率： | 400MHz |
| 非易失内存： | 闪存（16MB） |
| 芯片上RAM： | 68kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 1.31V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 88-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 88-LFCSP（12x12） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页当前第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Rev. A
|
Page 60 of 80
|
July 2011
ADSP-BF504/ADSP-BF504F/ADSP-BF506F
ADC—TERMINOLOGY
Differential Nonlinearity (DNL)
Differential nonlinearity is the difference between the mea-
sured and the ideal 1 LSB change between any two adjacent
codes in the ADC.
Integral Nonlinearity (INL)
Integral nonlinearity is the maximum deviation from a
straight line passing through the endpoints of the ADC trans-
fer function. The endpoints of the transfer function are zero
scale with a single (1) LSB point below the first code transi-
tion, and full scale with a 1 LSB point above the last code
transition.
Offset Error
Offset error applies to straight binary output coding. It is the
deviation of the first code transition (00...000) to
(00 . . . 001) from the ideal (AGND + 1 LSB).
Offset Error Match
Offset error match is the difference in offset error across all 12
channels.
Gain Error
Gain error applies to straight binary output coding. It is the
deviation of the last code transition (111 . . . 110) to
(111 . . . 111) from the ideal (VREF 1 LSB) after the offset error
is adjusted out. Gain error does not include reference error.
Gain Error Match
Gain error match is the difference in gain error across all 12
channels.
Positive Gain Error
This applies when using twos complement output coding
with, for example, the 2 × VREF input range as –VREF to +VREF
biased about the VREF point. It is the deviation of the last code
transition (011…110) to (011…111) from the ideal
(+VREF – 1 LSB) after the zero code error is adjusted out.
Positive Gain Error Match
This is the difference in positive gain error across all 12
channels.
Zero Code Error
Zero code error applies when using twos complement output
coding with, for example, the 2 × VREF input range as –VREF to
+VREF biased about the VREF point. It is the deviation of the
mid-scale transition (all 0s to all 1s) from the ideal VIN voltage
(VREF).
Zero Code Error Match
Zero code error match refers to the difference in zero code
error across all 12 channels.
Negative Gain Error
This applies when using twos complement output coding
option, in particular the 2 × VREF input range as –VREF to
+VREF biased about the VREF point. It is the deviation of the
first code transition (100…000) to (100…001) from the ideal
(that is, –VREF + 1 LSB) after the zero code error is adjusted
out.
Negative Gain Error Match
This is the difference in negative gain error across all 12
channels.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns to track mode after the
end of conversion. Track-and-hold acquisition time is the
time required for the output of the track-and-hold amplifier
to reach its final value, within ±1/2 LSB, after the end of
conversion.
Signal-to-(Noise + Distortion) Ratio (SINAD)
This ratio is the measured ratio of signal-to-(noise + distor-
tion) at the output of the ADC. The signal is the rms
amplitude of the fundamental. Noise is the sum of all non-
fundamental signals up to half the sampling frequency (fS/2),
excluding dc. The ratio is dependent on the number of quan-
tization levels in the digitalization process; the more levels,
the smaller the quantization noise. The theoretical signal-to-
(noise + distortion) ratio for an ideal N-bit converter with a
sine wave input is given by:
Signal-to-(Noise + Distortion) = (6.02N + 1.76) dB
Therefore, for a 12-bit converter, theoretical SINAD is 74 dB.
Total Harmonic Distortion (THD)
Total harmonic distortion is the ratio of the rms sum of har-
monics to the fundamental. For the ADC, it is defined as:
where:
V1 is the rms amplitude of the fundamental.
V2, V3, V4, V5, and V6 are the rms amplitudes of the second
through the sixth harmonics.
Effective Number of Bits (ENOB)
This is a figure of merit which characterizes the dynamic per-
formance of the ADC at a specified input frequency and
sampling rate. ENOB is expressed in bits. For a full scale sinu-
soidal input, ENOB is defined as:
ENOB = (SINAD – 1.76)/6.02
Peak Harmonic or Spurious Noise (SFDR)
Peak harmonic, or spurious noise, is defined as the ratio of
the rms value of the next largest component in the ADC out-
put spectrum (up to fS/2, excluding dc) to the rms value of the
fundamental. Normally, the value of this specification is
determined by the largest harmonic in the spectrum, but for
ADCs where the harmonics are buried in the noise floor, it is
a noise peak.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of
crosstalk between channels. It is measured by applying a full-
scale (2 × VREF when VDD = 5 V, VREF when VDD = 3 V),
10 kHz sine wave signal to all un-selected input channels and
1
2
6
2
5
2
4
2
3
2
log
20
)
(
V
dB
THD
+
=
相关PDF资料 |
PDF描述 |
|---|---|
| TPSB476K010H0500 | CAP TANT 47UF 10V 10% 1210 |
| GBC08DREN | CONN EDGECARD 16POS .100 EYELET |
| CS48540-DQZR | IC DSP HP 32BIT 8CH I/O 48-QFP |
| 2300HT-220-V-RC | INDUCTOR TOROID 22UH 15% VERT |
| JWT75-5FF/A | PS TRIPLE OUTPUT +5V/+15V/-15V |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-BF506BSWZ-3F | 功能描述:IC DSP 400MHZ 1.4V 120LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:Blackfin® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-BF506BSWZ-4F | 功能描述:IC DSP 400MHZ 1.4V 120LQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:Blackfin® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
| ADSP-BF506BSWZ-4FX | 制造商:Analog Devices 功能描述:- Trays |
| ADSP-BF506F | 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN WITH ADVANCED EMBEDDED CONNECTIVITY - Bulk |
| ADSPBF506FBSWZ-ENG | 制造商:Analog Devices 功能描述:- Trays |
发布紧急采购，3分钟左右您将得到回复。