- 您现在的位置：买卖IC网 > PDF目录1900 > ADSP-TS203SABP-050 (Analog Devices Inc)IC DSP FLOAT/FIXED 500MHZ 576BGA PDF资料下载
参数资料
| 型号： | ADSP-TS203SABP-050 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 44/48页 |
| 文件大小： | 0K |
| 描述： | IC DSP FLOAT/FIXED 500MHZ 576BGA |
| 标准包装： | 1 |
| 系列： | TigerSHARC® |
| 类型： | 定点/浮点 |
| 接口： | 主机接口，连接端口，多处理器 |
| 时钟速率： | 500MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 512kB |
| 电压 - 输入/输出： | 2.50V |
| 电压 - 核心： | 1.05V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 576-BBGA 裸露焊盘 |
| 供应商设备封装： | 576-BGA-ED（25x25） |
| 包装： | 托盘 |
| 其它名称： | ADSP-TS203SABP050 ADSP-TS203SABP050-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页
Rev. D
|
Page 5 of 48
|
May 2012
Interrupt Controller
The processor supports nested and nonnested interrupts. Each
interrupt type has a register in the interrupt vector table. Also,
each has a bit in both the interrupt latch register and the inter-
rupt mask register. All interrupts are fixed as either level-
sensitive or edge-sensitive, except the IRQ3–0 hardware inter-
rupts, which are programmable.
The processor distinguishes between hardware interrupts and
software exceptions, handling them differently. When a soft-
ware exception occurs, the processor aborts all other
instructions in the instruction pipe. When a hardware interrupt
occurs, the processor continues to execute instructions already
in the instruction pipe.
Flexible Instruction Set
The 128-bit instruction line, which can contain up to four 32-bit
instructions, accommodates a variety of parallel operations for
concise programming. For example, one instruction line can
direct the processor to conditionally execute a multiply, an add,
and a subtract in both computation blocks while it also branches
to another location in the program. Some key features of the
instruction set include:
Algebraic assembly language syntax
Direct support for all DSP, imaging, and video arithmetic
types
Eliminates toggling hardware modes because modes are
supported as options (for example, rounding, saturation,
and others) within instructions
Branch prediction encoded in instruction; enables zero-
overhead loops
Parallelism encoded in instruction line
Conditional execution optional for all instructions
User-defined partitioning between program and data
memory
MEMORY
The processor’s internal and external memory is organized into
a unified memory map, which defines the location (address) of
all elements in the system, as shown in Figure 2.
The memory map is divided into four memory areas—host
space, external memory, multiprocessor space, and internal
memory—and each memory space, except host memory, is sub-
divided into smaller memory spaces.
The ADSP-TS203S processor internal memory has 4M bits of
on-chip DRAM memory, divided into four blocks of 1M bits
(32K words
× 32 bits). Each block—M0, M2, M4, and M6—can
store program instructions, data, or both, so applications can
configure memory to suit specific needs. Placing program
instructions and data in different memory blocks, however,
enables the processor to access data while performing an
instruction fetch. Each memory segment contains a 128K bit
cache to enable single-cycle accesses to internal DRAM.
The four internal memory blocks connect to the four 128-bit
wide internal buses through a crossbar connection, enabling the
processor to perform four memory transfers in the same cycle.
The processor’s internal bus architecture provides a total mem-
ory bandwidth of 28G bytes per second, allowing the core and
I/O to access eight 32-bit data-words and four 32-bit instruc-
tions each cycle. Additional features are:
Processor core and I/O access to different memory blocks
in the same cycle
Processor core access to three memory blocks in parallel—
one instruction and two data accesses
Programmable partitioning of program and data memory
Program access of all memory as 32-, 64-, or 128-bit
words—16-bit words with the DAB
EXTERNAL PORT (OFF-CHIP
MEMORY/PERIPHERALS INTERFACE)
The ADSP-TS203S processor’s external port provides the pro-
cessor’s interface to off-chip memory and peripherals. The
4G word address space is included in the processor’s unified
address space. The separate on-chip buses—four 128-bit data
buses and four 32-bit address buses—are multiplexed at the
SOC interface and transferred to the external port over the SOC
bus to create an external system bus transaction. The external
system bus provides a single 32-bit data bus and a single 32-bit
address bus. The external port supports data transfer rates of
500M bytes per second over the external bus.
The external bus is configured for 32-bit, little-endian opera-
tions. Unlike the ADSP-TS201, the ADSP-TS203S processor’s
external port cannot support 64-bit operations; the external bus
width control bits (Bits 21-19) must = 0 in the SYSCON regis-
ter—all other values are illegal for the ADSP-TS203S. Because
the external port is restricted to 32 bits on the ADSP-TS203S
processor, there are a number of pinout differences between the
ADSP-TS203S and the ADSP-TS201 processors.
The external port supports pipelined, slow, and SDRAM proto-
cols. Addressing of external memory devices and memory-
mapped peripherals is facilitated by on-chip decoding of high
order address lines to generate memory bank select signals.
The ADSP-TS203S processor provides programmable memory,
pipeline depth, and idle cycle for synchronous accesses, and
external acknowledge controls to interface to pipelined or slow
devices, host processors, and other memory-mapped peripher-
als with variable access, hold, and disable time requirements.
Host Interface
The ADSP-TS203S processor provides an easy and configurable
interface between its external bus and host processors through
the external port. To accommodate a variety of host processors,
the host interface supports pipelined or slow protocols for pro-
cessor access of the host as slave or pipelined for host access of
the ADSP-TS203S processor as slave. Each protocol has pro-
grammable transmission parameters, such as idle cycles, pipe
depth, and internal wait cycles.
相关PDF资料 |
PDF描述 |
|---|---|
| ADUC7021BCPZ62-RL7 | IC MCU 12BIT 1MSPS UART 40-LFCSP |
| ADUC7023BCPZ62I-R7 | IC MCU 12BIT 62KB FLASH 32LFCSP |
| ADUC7024BCPZ62 | IC MCU FLSH 62K ANLG I/O 64LFCSP |
| ADUC7032BSTZ-88 | IC MCU 96K FLASH DUAL 48LQFP |
| ADUC7032BSTZ-8V-RL | IC BATTERY SENSOR PREC 48-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-TS203SABP-05X | 制造商:Analog Devices 功能描述: |
| ADSP-TS203SABPZ050 | 功能描述:IC PROCESSOR 500MHZ 576BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:TigerSHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-TS203SBBPZ050 | 制造商:Analog Devices 功能描述:DSP - Bulk |
| ADSQ-1410 | 制造商:MURATA-PS 制造商全称:Murata Power Solutions Inc. 功能描述:Quad 14-Bit, 10 MSPS Sampling A/D Converter |
| ADSQ-1410-C | 制造商:MURATA-PS 制造商全称:Murata Power Solutions Inc. 功能描述:Quad 14-Bit, 10 MSPS Sampling A/D Converter |
发布紧急采购，3分钟左右您将得到回复。